NDLI: Automatic Generation of Modular Time-Space Mappings and Data Alignments

Content Provider	Springer Nature Link
Author	Lee, Hyuk Jae Fortes, José A.B.
Copyright Year	1998
Abstract	Time-space transformations and data alignments that can lead to efficient execution of parallel programs have been extensively studied. Recently, modular time-space transformations have been proposed to generate a class of algorithm mappings that cannot be described by linear time-space transformations. This paper proposes a new class of data alignments, called expanded modular data alignments (EMDAs), for programs that result from modular time-space transformations. An EMDA subsumes multiple modular data alignments, which are described by affine functions modulo a constant vector. Conditions of a modular time-space mapping and an EMDA for perfect alignment are described. However, these conditions together with other conditions for validity and optimality of a modular mapping introduce nonlinear constraints in the problem of generating modular mappings. A method of O(n $^{2}$) complexity is provided to choose some entries of a transformation matrix so that nonlinear constraints are transformed into linear ones, where n is the dimension of the computation domain (e.g., the number of nested loops). Although the solution space of the problem is reduced by assigning fixed values to some entries, the proposed heuristic attempts to minimize the number of the fixed entries and consequently to exclude as few solutions as possible.
Starting Page	195
Ending Page	208
Page Count	14
File Format	PDF
ISSN	09225773
Journal	Journal of Signal Processing Systems
Volume Number	19
Issue Number	2
Language	English
Publisher	Kluwer Academic Publishers
Publisher Date	1998-07-01
Publisher Place	Boston
Access Restriction	Subscribed
Subject Keyword	Signal, Image and Speech Processing Circuits and Systems Electrical Engineering Image Processing and Computer Vision Pattern Recognition Computer Imaging, Vision, Pattern Recognition and Graphics
Content Type	Text
Resource Type	Article
Subject	Signal Processing Information Systems Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Performance-Scalable Array Architectures for Modular Multiplication

Automatic Target Recognition with Dynamic Reconfiguration

Automatic Recognition of Human Walking in Monocular Image Sequences

Exploring Hypermedia Processor Design Space

Blind Model Selection for Automatic Speech Recognition in Reverberant Environments

Dedicated Circuits for the Generation of Windows in Image Processing Architectures

Designing Run-Time Reconfigurable Systems with JHDL

Approximate Signal Processing

Methodical Low-Power ASIP Design Space Exploration

Automatic Generation of Modular Time-Space Mappings and Data Alignments

Similar Documents

Performance-Scalable Array Architectures for Modular Multiplication

Automatic Target Recognition with Dynamic Reconfiguration

Automatic Recognition of Human Walking in Monocular Image Sequences

Exploring Hypermedia Processor Design Space

Blind Model Selection for Automatic Speech Recognition in Reverberant Environments

Dedicated Circuits for the Generation of Windows in Image Processing Architectures

Designing Run-Time Reconfigurable Systems with JHDL

Approximate Signal Processing

Methodical Low-Power ASIP Design Space Exploration

Automatic Generation of Modular Time-Space Mappings and Data Alignments