NDLI: Design and Tool Flow of Multimedia MPSoC Platforms

Content Provider	Springer Nature Link
Author	De Sutter, Bjorn Verkest, Diederik Brockmeyer, Erik Delfosse, Eric Vandecappelle, Arut Miglet, Jean Yves
Copyright Year	2008
Abstract	This paper surveys components that are useful to build programmable, predictable, composable, and scalable multiprocessor-system-on-a-chip (MPSoC) multimedia platforms that can deliver high performance at high power-efficiency. A design-time tool flow is proposed to exploit all forms of parallelism on such platforms. As a first proof of concept, the flow is used to parallelize a relatively simple video standard on a platform consisting of off-the-shelf components. As a second proof of concept, we present the design of a high-performance platform with state-of-the-art components. This platform targets real-time H.264 high-definition video encoding at an estimated power consumption of 700 mW.
Starting Page	229
Ending Page	247
Page Count	19
File Format	PDF
ISSN	19398018
Journal	Journal of Signal Processing Systems
Volume Number	57
Issue Number	2
e-ISSN	19398115
Language	English
Publisher	Springer US
Publisher Date	2008-11-05
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	MPSoC Parallelization Multimedia Predictability Tool flow Computer Imaging, Vision, Pattern Recognition and Graphics Pattern Recognition Image Processing and Computer Vision Electrical Engineering Circuits and Systems Signal, Image and Speech Processing
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Signal Processing Control and Systems Engineering Information Systems Modeling and Simulation Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Code Parallelization for Multi-Core Software Defined Radio Platforms with OpenMP

Multiprocessor, Multithreading and Memory Optimization for On-Chip Multimedia Applications

Advances in Multimedia Content Analysis and Signal Processing

Run-time Task Overlapping on Multiprocessor Platforms

A Systematic Design Space Exploration of MPSoC Based on Synchronous Data Flow Specification

Multimedia Execution Hardware Accelerator

Variable Partitioning and Scheduling for MPSoC with Virtually Shared Scratch Pad Memory

Architecture Concepts for Multimedia Signal Processing

Compositional, Dynamic Cache Management for Embedded Chip Multiprocessors

Design and Tool Flow of Multimedia MPSoC Platforms

Similar Documents

Code Parallelization for Multi-Core Software Defined Radio Platforms with OpenMP

Multiprocessor, Multithreading and Memory Optimization for On-Chip Multimedia Applications

Advances in Multimedia Content Analysis and Signal Processing

Run-time Task Overlapping on Multiprocessor Platforms

A Systematic Design Space Exploration of MPSoC Based on Synchronous Data Flow Specification

Multimedia Execution Hardware Accelerator

Variable Partitioning and Scheduling for MPSoC with Virtually Shared Scratch Pad Memory

Architecture Concepts for Multimedia Signal Processing

Compositional, Dynamic Cache Management for Embedded Chip Multiprocessors

Design and Tool Flow of Multimedia MPSoC Platforms