NDLI: Code Density and Energy Efficiency of Exposed Datapath Architectures

Content Provider	Springer Nature Link
Author	Jääskeläinen, Pekka Kultala, Heikki Viitanen, Timo Takala, Jarmo
Copyright Year	2014
Abstract	Exposing details of the processor datapath to the programmer is motivated by improvements in the energy efficiency and the simplification of the microarchitecture. However, an instruction format that can control the data path in a more explicit manner requires more expressiveness when compared to an instruction format that implements more of the control logic in the processor hardware and presents conventional general purpose register based instructions to the programmer. That is, programs for exposed datapath processors might require additional instruction memory bits to be fetched, which consumes additional energy. With the interest in energy and power efficiency rising in the past decade, exposed datapath architectures have received renewed attention. Several variations of the additional details to expose to the programmer have been proposed in the academy, and some exposed datapath features have also appeared in commercial architectures. The different variations of proposed exposed datapath architectures and their effects to the energy efficiency, however, have not so far been analyzed in a systematic manner in public. This article provides a review of exposed datapath approaches and highlights their differences. In addition, a set of interesting exposed datapath design choices is evaluated in a closer study. Due to the fact that memories constitute a major component of power consumption in contemporary processors, we analyze instruction encodings for different exposed datapath variations and consider the energy required to fetch the additional instruction bits in comparison to the register file access savings achieved with the exposed datapath.
Starting Page	49
Ending Page	64
Page Count	16
File Format	PDF
ISSN	19398018
Journal	Journal of Signal Processing Systems
Volume Number	80
Issue Number	1
e-ISSN	19398115
Language	English
Publisher	Springer US
Publisher Date	2014-07-25
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Processor architectures Exposed datapath architectures Software bypassing Low power computing VLIW TTA Signal, Image and Speech Processing Circuits and Systems Electrical Engineering Image Processing and Computer Vision Pattern Recognition Computer Imaging, Vision, Pattern Recognition and Graphics
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Signal Processing Control and Systems Engineering Information Systems Modeling and Simulation Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Improving Code Density with Variable Length Encoding Aware Instruction Scheduling

Compact Code Generation for Tightly-Coupled Processor Arrays

FlexCore: Utilizing Exposed Datapath Control for Efficient Computing

A Multi-Shared Register File Structure for VLIW Processors

An Algorithm-Hardware-System Approach to VLIW Multimedia Processors

IEEE 802.11ac MIMO Transceiver Baseband Processing on a VLIW Processor

A Signed Array Multiplier with Bypassing Logic

Architecture Considerations for Multi-Format Programmable Video Processors

Enhancing Microkernel Performance on VLIW DSP Processors via Multiset Context Switch

Code Density and Energy Efficiency of Exposed Datapath Architectures

Similar Documents

Improving Code Density with Variable Length Encoding Aware Instruction Scheduling

Compact Code Generation for Tightly-Coupled Processor Arrays

FlexCore: Utilizing Exposed Datapath Control for Efficient Computing

A Multi-Shared Register File Structure for VLIW Processors

An Algorithm-Hardware-System Approach to VLIW Multimedia Processors

IEEE 802.11ac MIMO Transceiver Baseband Processing on a VLIW Processor

A Signed Array Multiplier with Bypassing Logic

Architecture Considerations for Multi-Format Programmable Video Processors

Enhancing Microkernel Performance on VLIW DSP Processors via Multiset Context Switch

Code Density and Energy Efficiency of Exposed Datapath Architectures