NDLI: Tradeoff between Approximation Accuracy and Complexity for Range Analysis using Affine Arithmetic

Content Provider	Springer Nature Link
Author	Zhang, Linsheng Zhang, Yan Zhou, Wenbiao
Copyright Year	2010
Abstract	Digital signal processing algorithms are usually developed in floating-point arithmetic. After that floating-point to fixed-point transformation is performed to implement them on fixed-point devices, for higher speed, smaller area and lower power. During this transformation, range analysis is to find the minimum integer bit-widths for signals to prevent overflow. Existing state-of-the-art analytical methods for range analysis are generally based on Affine Arithmetic, which presents two approximation methods for non-affine operations. The Chebyshev approximation provides the best approximation with prohibitive computation expense. The trivial range estimation, which is very efficient for computation, over-estimates the range four times at the worst case. This paper presents a novel approach to let user decide tradeoff between approximation accuracy and complexity of Affine Arithmetic. Case studies and experiments are carried out to demonstrate its efficiency.
Starting Page	279
Ending Page	291
Page Count	13
File Format	PDF
ISSN	19398018
Journal	Journal of Signal Processing Systems
Volume Number	61
Issue Number	3
e-ISSN	19398115
Language	English
Publisher	Springer US
Publisher Date	2010-01-28
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Floating-point to fixed-point transformation Range analysis Bit-width optimization Affine arithmetic Tradeoff Computer Imaging, Vision, Pattern Recognition and Graphics Pattern Recognition Image Processing and Computer Vision Electrical Engineering Circuits and Systems Signal, Image and Speech Processing
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Signal Processing Control and Systems Engineering Information Systems Modeling and Simulation Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Pipelined Architecture for Additive Range Reduction

Evaluation of Sticky-Bit Generation Methods for Floating-Point Multipliers

Enhanced Precision Analysis for Accuracy-Aware Bit-Width Optimization Using Affine Arithmetic

Fast Integer Word-length Optimization for Fixed-point Systems : Integer Word-length Optimization

Tradeoff Between Complexity and Memory Size in the 3GPP Enhanced aacPlus Decoder: Speed-Conscious and Memory-Conscious Decoders on a 16-Bit Fixed-Point DSP

An Improved Floating-to-Fixed-Point Conversion Scheme for DCT Quantization Algorithm

Improving Floating-Point Performance in Less Area: Fractured Floating Point Units (FFPUs)

A 270ps 20mW 108-bit End-around Carry Adder for Multiply-Add Fused Floating Point Unit

Compiling for Reduced Bit-Width Queue Processors

Tradeoff between Approximation Accuracy and Complexity for Range Analysis using Affine Arithmetic

Similar Documents

Pipelined Architecture for Additive Range Reduction

Evaluation of Sticky-Bit Generation Methods for Floating-Point Multipliers

Enhanced Precision Analysis for Accuracy-Aware Bit-Width Optimization Using Affine Arithmetic

Fast Integer Word-length Optimization for Fixed-point Systems : Integer Word-length Optimization

Tradeoff Between Complexity and Memory Size in the 3GPP Enhanced aacPlus Decoder: Speed-Conscious and Memory-Conscious Decoders on a 16-Bit Fixed-Point DSP

An Improved Floating-to-Fixed-Point Conversion Scheme for DCT Quantization Algorithm

Improving Floating-Point Performance in Less Area: Fractured Floating Point Units (FFPUs)

A 270ps 20mW 108-bit End-around Carry Adder for Multiply-Add Fused Floating Point Unit

Compiling for Reduced Bit-Width Queue Processors

Tradeoff between Approximation Accuracy and Complexity for Range Analysis using Affine Arithmetic