NDLI: On Design of Parallel Memory Access Schemes for Video Coding

Content Provider	Springer Nature Link
Author	Tanskanen, Jar K. Creutzburg, Reiner Niittylahti, Jarkko T.
Copyright Year	2005
Abstract	Some of the modern powerful digital signal processors (DSPs) have byte-addressable internal data memory. This property is valuable especially in computationally demanding inter frame video encoding, where data accesses are typically unaligned according to word boundaries. The byte-addressable memory allows load or store command to start accessing from any byte-address, providing at most as many successive bytes from subsequent addresses as data bus can handle in parallel. Maybe the simplest way to construct such a byte-addressable memory is to use N 8-bit memory modules or banks to be accessed in parallel, when N is data bus width in bytes. However, in addition to byte-addressable subsequent bytes, memory consisting of parallel memory modules can provide much more versatile addressing capabilities with reasonable implementation cost. Versatile access formats can significantly reduce the need for data reordering in the register file. At first, we provide motivation for using parallel memory architecture with versatile access formats as an internal on-chip data memory of modern DSP. After this, notations are described and general view of parallel memory design is given. We propose some example parallel data memory architecture designs with data access formats especially helpful in H.263 encoding and MPEG-4 core profile motion and texture encoding. The examples are given for different data bus widths (16, 32, 64, and 128 bits). Finally, performance is shortly compared to other memory architectures and area, delay, and power figures are estimated.
Starting Page	215
Ending Page	237
Page Count	23
File Format	PDF
ISSN	09225773
Journal	Journal of Signal Processing Systems
Volume Number	40
Issue Number	2
Language	English
Publisher	Kluwer Academic Publishers
Publisher Date	2005-06-01
Publisher Place	Boston
Access Restriction	Subscribed
Subject Keyword	parallel memory access storage scheme conflict-free access skewing scheme SIMD memory architecture data alignment subword parallelism video coding MPEG-4 H.263 Signal, Image and Speech Processing Circuits and Systems Electrical Engineering Image Processing and Computer Vision Pattern Recognition Computer Imaging, Vision, Pattern Recognition and Graphics
Content Type	Text
Resource Type	Article
Subject	Signal Processing Information Systems Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Configurable Data Memory for Multimedia Processing

Scalable Parallel Memory Architectures for Video Coding

MPEG-4 Video and Image Coding on Digital Signal Processors

Platform-Based MPEG-4 SOC Design for Video Communications

Architecture of a Memory Manager for an MPEG-2 Video Decoding Circuit

Accelerating Mobile Video: A 64-Bit SIMD Architecture for Handheld Applications

SIMD Vectorization of Histogram Functions

Performance of the H.263 Video Compression Standard

Layered Access Control Schemes on Watermarked Scalable Media

On Design of Parallel Memory Access Schemes for Video Coding

Similar Documents

Configurable Data Memory for Multimedia Processing

Scalable Parallel Memory Architectures for Video Coding

MPEG-4 Video and Image Coding on Digital Signal Processors

Platform-Based MPEG-4 SOC Design for Video Communications

Architecture of a Memory Manager for an MPEG-2 Video Decoding Circuit

Accelerating Mobile Video: A 64-Bit SIMD Architecture for Handheld Applications

SIMD Vectorization of Histogram Functions

Performance of the H.263 Video Compression Standard

Layered Access Control Schemes on Watermarked Scalable Media

On Design of Parallel Memory Access Schemes for Video Coding