NDLI: Calculating WCET estimates from timed traces

Content Provider	Springer Nature Link
Author	Zolda, Michael Kirner, Raimund
Copyright Year	2015
Abstract	Real-time systems engineers face a daunting duty: they must ensure that each task in their system can always meet its deadline. To analyse schedulability they must know the worst-case execution time (WCET) of each task. However, determining exact WCETs is practically infeasible in cost-constrained industrial settings involving real-life code and COTS hardware. Static analysis tools that could yield sufficiently tight WCET bounds are often unavailable. As a result, interest in portable analysis approaches like measurement-based timing analysis is growing. We present an approach based on integer linear programming (ILP) for calculating a WCET estimate from a given database of timed execution traces. Unlike previous work, our method specifically aims at reducing overestimation, by means of an automatic classification of code executions into scenarios with differing worst-case behaviour. To ease the integration into existing analysis tool chains, our method is based on the implicit path enumeration technique. It can thus reuse flow facts from other analysis tools and produces ILP problems that can be solved by off-the-shelf solvers.
Starting Page	38
Ending Page	87
Page Count	50
File Format	PDF
ISSN	09226443
Journal	Real-Time Systems
Volume Number	52
Issue Number	1
e-ISSN	15731383
Language	English
Publisher	Springer US
Publisher Date	2015-09-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	WCET Worst-case execution time IPET Implicit path-enumeration technique ILP Integer linear programming Timing analysis Measurement Context-sensitive Scenarios Computer Systems Organization and Communication Networks Communications Engineering, Networks Special Purpose and Application-Based Systems Performance and Reliability Control, Robotics, Mechatronics
Content Type	Text
Resource Type	Article
Subject	Control and Optimization Computer Networks and Communications Control and Systems Engineering Electrical and Electronic Engineering Computer Science Applications Modeling and Simulation

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Calculating WCET estimates from timed traces

Early execution time-estimation through automatically generated timing models

Context-sensitivity in IPET for measurementbased timing analysis (2010)

Context-Sensitive Measurement-Based Worst-Case Execution Time Estimation

Context-sensitive measurement-based worst-case execution time estimation.

Context-sensitive measurement-based worst-case execution time estimation (2011)

A compiler framework for the reduction of worst-case execution times

Making DRAM refresh predictable

Scalable and precise refinement of cache timing analysis via path-sensitive verification

Calculating WCET estimates from timed traces

Similar Documents

Calculating WCET estimates from timed traces

Early execution time-estimation through automatically generated timing models

Context-sensitivity in IPET for measurementbased timing analysis (2010)

Context-Sensitive Measurement-Based Worst-Case Execution Time Estimation

Context-sensitive measurement-based worst-case execution time estimation.

Context-sensitive measurement-based worst-case execution time estimation (2011)

A compiler framework for the reduction of worst-case execution times

Making DRAM refresh predictable

Scalable and precise refinement of cache timing analysis via path-sensitive verification

Calculating WCET estimates from timed traces