NDLI: Embedded Processor Validation Environment Using a Cycle-Accurate Retargetable Instruction-Set Simulator

Content Provider	Springer Nature Link
Author	Yang, Hoonmo Lee, Moonkey
Copyright Year	2005
Abstract	In the advent of System-on-Chip (SoC) technology, validation scope is further expanded from a single core to the system. Modules are also substituted by application specific instruction-set processors (ASIP) in order to raise abstraction level of systems from signals to instructions. As embedded processors are diversified according to their specific application, they suffer from an increasing number of irregular constraints and architectural idiosyncrasies. They also have control paths of pipeline which shows quite complicated timing. In order to alleviate these design complexities, validation must take retargetability and cycle-accuracy into consideration. We have thus proposed efficient embedded processor validation environment (EPVE) using a cycle-accurate retargetable instruction-set simulator (CARISS) as a reference model. The designed CARISS is based on an architecture description language (ADL), which provides improved retargetability for instruction-set machines. It also uses a scheduling method which can capture complex processor behavior more accurately than the ones used by the previous ADLs. We have applied the proposed EPVE for the 32bit embedded processors and investigated effectiveness of our approach by analyzing statistics on detected errors.
Starting Page	19
Ending Page	32
Page Count	14
File Format	PDF
ISSN	09208542
Journal	The Journal of Supercomputing
Volume Number	33
Issue Number	1
e-ISSN	15730484
Language	English
Publisher	Kluwer Academic Publishers
Publisher Date	2005-01-01
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	validation cycle-accurate retargetable instruction-set simulator architecture description language (ADL) system-on-chip (SoC) Computer Science Processor Architectures Programming Languages, Compilers, Interpreters
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Information Systems Hardware and Architecture Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Embedded processor validation environment using a cycle-accurate retargetable instruction-set simulator

Customized pipeline and instruction set architecture for embedded processing engines

A moving threads processor architecture MTPA

Embedded Fault-Tolerant Systems

Execution History Guided Instruction Prefetching

Embedded multi-core computing and applications

Improving performance and energy efficiency of embedded processors via post-fabrication instruction set customization

Pc-based Shared Memory Architecture and Language

Dual-execution mode processor architecture

Embedded Processor Validation Environment Using a Cycle-Accurate Retargetable Instruction-Set Simulator

Similar Documents

Embedded processor validation environment using a cycle-accurate retargetable instruction-set simulator

Customized pipeline and instruction set architecture for embedded processing engines

A moving threads processor architecture MTPA

Embedded Fault-Tolerant Systems

Execution History Guided Instruction Prefetching

Embedded multi-core computing and applications

Improving performance and energy efficiency of embedded processors via post-fabrication instruction set customization

Pc-based Shared Memory Architecture and Language

Dual-execution mode processor architecture

Embedded Processor Validation Environment Using a Cycle-Accurate Retargetable Instruction-Set Simulator