NDLI: A Fault Detection Scheme for the FPGA Implementation of SHA-1 and SHA-512 Round Computations

Content Provider	Springer Nature Link
Author	Bahramali, Mohsen Jiang, Jin Reyhani Masoleh, Arash
Copyright Year	2011
Abstract	The Secure Hash Algorithm is the most popular hash function currently used in many security protocols such as SSL and IPSec. Like other cryptographic algorithms, the hardware implementation of hash functions is of great importance for high speed applications. Because of the iterative structure of hash functions, a single error in their hardware implementation could result in a large number of errors in the final hash value. In this paper, we propose a novel time-redundancy-based fault diagnostic scheme for the implementation of SHA-1 and SHA-512 round computations. This scheme can detect permanent as well as transient faults as opposed to the traditional time redundancy technique which is only capable of detecting transient errors. The proposed design does not impose significant timing overhead to the original implementation of SHA-1 and SHA-512 round computation. We have implemented the proposed design for SHA-1 and SHA-512 on Xilinx xc2p7 FPGA. It is shown that for the proposed fault detection SHA-1 and SHA-512 round computations, there are, respectively, 3% and 10% reduction in the throughput with 58% and 30% area overhead as compared to the original schemes. The fault simulation of the implementation shows that almost 100% fault coverage can be achieved using the proposed scheme for transient and permanent faults.
Starting Page	517
Ending Page	530
Page Count	14
File Format	PDF
ISSN	09238174
Journal	Journal of Electronic Testing
Volume Number	27
Issue Number	4
e-ISSN	15730727
Language	English
Publisher	Springer US
Publisher Date	2011-08-02
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Hash function Secure Hash Algorithm Fault detection Time redundancy FPGA Electrical Engineering Computer-Aided Engineering (CAD, CAE) and Design Circuits and Systems
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

doi:10.1093/comjnl/bxm023 Analysis and Detection Of Errors In Implementation Of SHA-512 Algorithms On FPGAs (2007)

Fpga implementations of the round two sha-3 candidates (2010).

Design and implementation of a fast, combined sha-512 on fpga.

High-Speed FPGA Implementation of the SHA-1 Hash Function

An ASIC design for a high speed implementation of the hash function SHA-256 (384, 512)

Comparative Analysis of the Hardware Implementations of Hash Functions SHA-1 and SHA-512 (2002)

A flexible hardware implementation of SHA-1 and SHA-2 Hash Functions

A compatible SHA series design based on FPGA

A Comprehensive FPGA-Based Assessment on Fault-Resistant AES against Correlation Power Analysis Attack

A Fault Detection Scheme for the FPGA Implementation of SHA-1 and SHA-512 Round Computations

Similar Documents

doi:10.1093/comjnl/bxm023 Analysis and Detection Of Errors In Implementation Of SHA-512 Algorithms On FPGAs (2007)

Fpga implementations of the round two sha-3 candidates (2010).

Design and implementation of a fast, combined sha-512 on fpga.

High-Speed FPGA Implementation of the SHA-1 Hash Function

An ASIC design for a high speed implementation of the hash function SHA-256 (384, 512)

Comparative Analysis of the Hardware Implementations of Hash Functions SHA-1 and SHA-512 (2002)

A flexible hardware implementation of SHA-1 and SHA-2 Hash Functions

A compatible SHA series design based on FPGA

A Comprehensive FPGA-Based Assessment on Fault-Resistant AES against Correlation Power Analysis Attack

A Fault Detection Scheme for the FPGA Implementation of SHA-1 and SHA-512 Round Computations