NDLI: Checkers’ No-Harm Alarms and Design Approaches to Tolerate Them

Content Provider	Springer Nature Link
Author	Rossi, Daniele Omaña, Martin Metra, Cecilia
Copyright Year	2007
Abstract	In this paper we analyze the probability that transient faults, multiple or single, affecting a checker of a self-checking circuit (with particular reference to the case of circuits using the two-rail code, the parity code, the Berger code and the Bose–Lin code) give rise to no-harm alarms, here defined as indications of errors neither denoting the presence of an incorrect word at the output of the functional block, nor denoting the presence of checker internal faults possibly compromising its ability to discriminate input codewords from input non-codewords. Differently from all other error indications, no-harm alarms could be conveniently ignored (or tolerated) by the system, with no need to adopt any recovery strategy upon their reception, otherwise for instance leading to exclude the self checking circuit from the whole system, or to degrade system’s performance. A new property (No-Harm Alarm Robustness) is defined for checkers, allowing to discriminate “true” error indications from no-harm alarms. A possible approach to design checkers featuring such a property is proposed. The behavior of the derived checkers has been verified by means of electrical level simulations, and their costs are discussed.
Starting Page	93
Ending Page	103
Page Count	11
File Format	PDF
ISSN	09238174
Journal	Journal of Electronic Testing
Volume Number	24
Issue Number	1-3
e-ISSN	15730727
Language	English
Publisher	Springer US
Publisher Date	2008-01-26
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Self-checking circuits Checker Transient faults Error detecting codes Computer-Aided Engineering (CAD, CAE) and Design Electronic and Computer Engineering Circuits and Systems
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Single- and Double-Output Embedded Checker Architectures for Systematic Unordered Codes$^{∗}$

Design of Embedded Self-Testing Checkers for t-UED and BUED Codes

Self-Testing Embedded Borden t-UED Code Checkers for t = 2$^{ k }$ q − 1 with q = 2$^{ m }$ − 1

Design of Self-Testing Checkers for m-out-of-n Codes Using Parallel Counters

A New Design Method for Self-Checking Unidirectional Combinational Circuits

Self-Testing Embedded Two-Rail Checkers

Adaptive Bayesian Diagnosis of Intermittent Faults

Single Output Distributed Two-Rail Checker with Diagnosing Capabilities for Bus Based Self-Checking Architectures

A New Recovery Scheme Against Short-to-Long Duration Transient Faults in Combinational Logic

Checkers’ No-Harm Alarms and Design Approaches to Tolerate Them

Similar Documents

Single- and Double-Output Embedded Checker Architectures for Systematic Unordered Codes$^{∗}$

Design of Embedded Self-Testing Checkers for t-UED and BUED Codes

Self-Testing Embedded Borden t-UED Code Checkers for t = 2$^{ k }$ q − 1 with q = 2$^{ m }$ − 1

Design of Self-Testing Checkers for m-out-of-n Codes Using Parallel Counters

A New Design Method for Self-Checking Unidirectional Combinational Circuits

Self-Testing Embedded Two-Rail Checkers

Adaptive Bayesian Diagnosis of Intermittent Faults

Single Output Distributed Two-Rail Checker with Diagnosing Capabilities for Bus Based Self-Checking Architectures

A New Recovery Scheme Against Short-to-Long Duration Transient Faults in Combinational Logic

Checkers’ No-Harm Alarms and Design Approaches to Tolerate Them