NDLI: Error Detection Enhancement in PowerPC Architecture-based Embedded Processors

Content Provider	Springer Nature Link
Author	Fazeli, Mahdi Farivar, Reza Miremadi, Seyed Ghassem
Copyright Year	2007
Abstract	This paper presents a behavior-based error detection technique called Control Flow Checking using Branch Trace Exceptions for PowerPC processors family (CFCBTE). This technique is based on the branch trace exception feature available in the PowerPC processors family for debugging purposes. This technique traces the target addresses of program branches at run-time and compares them with reference target addresses to detect possible violations caused by transient faults. The reference target addresses are derived by a preprocessor from the source program. To enhance the error detection coverage, three other mechanisms, i.e., Machine Check Exception, System Trap Instructions and Work Load Timer are combined with the Branch Trace Exception mechanism. The proposed technique is experimentally evaluated on a 32-bit PowerPC microcontroller using software implemented fault injection (SWIFI) and Power Supply Disturbances fault injection (PSD). A total of 6,000 faults were injected in microcontroller to measure the error detection coverage of the proposed control flow checking technique. The experimental results show that this technique detects about 95.2% of transient errors in software implemented fault injection method and 96.4% of transient errors in power supply disturbances fault injection method.
Starting Page	21
Ending Page	33
Page Count	13
File Format	PDF
ISSN	09238174
Journal	Journal of Electronic Testing
Volume Number	24
Issue Number	1-3
e-ISSN	15730727
Language	English
Publisher	Springer US
Publisher Date	2008-02-19
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Concurrent error detection Control flow checking Physical fault injection Power supply disturbances Computer-Aided Engineering (CAD, CAE) and Design Electronic and Computer Engineering Circuits and Systems
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Error Detection Enhancement in COTS Superscalar Processors with Performance Monitoring Features

Reconfigurable Concurrent Error Detection Adaptive to Dynamicity of Power Constraints

Circuit Level Concurrent Error Detection in FSMs

Concurrent Error Detection in a Polynomial Basis Multiplier over GF(2$^{m}$)

SEU Fault-Injection in VHDL-Based Processors: A Case Study

Software and Hardware Techniques for SEU Detection in IP Processors

Fault Injection Techniques and Tools for Embedded Systems Reliability Evaluation

Low-Cost Concurrent Error Detection for GCM and CCM

Concurrent Error Detection in a Bit-Parallel Systolic Multiplier for Dual Basis of GF(2$^{m}$)

Error Detection Enhancement in PowerPC Architecture-based Embedded Processors

Similar Documents

Error Detection Enhancement in COTS Superscalar Processors with Performance Monitoring Features

Reconfigurable Concurrent Error Detection Adaptive to Dynamicity of Power Constraints

Circuit Level Concurrent Error Detection in FSMs

Concurrent Error Detection in a Polynomial Basis Multiplier over GF(2$^{m}$)

SEU Fault-Injection in VHDL-Based Processors: A Case Study

Software and Hardware Techniques for SEU Detection in IP Processors

Fault Injection Techniques and Tools for Embedded Systems Reliability Evaluation

Low-Cost Concurrent Error Detection for GCM and CCM

Concurrent Error Detection in a Bit-Parallel Systolic Multiplier for Dual Basis of GF(2$^{m}$)

Error Detection Enhancement in PowerPC Architecture-based Embedded Processors