NDLI: Enhanced Low Complex Double Error Correction Coding with Crosstalk Avoidance for Reliable On-Chip Interconnection Link

Content Provider	Springer Nature Link
Author	Maheswari, M. Seetharaman, G.
Copyright Year	2014
Abstract	As the technology scales down, shrinking geometry and layout dimension, on- chip interconnects are exposed to different noise sources such as crosstalk coupling, supply voltage fluctuation and temperature variation that cause random and burst errors. These errors affect the reliability of the on-chip interconnects. Hence, error correction codes integrated with noise reduction techniques are incorporated to make the on-chip interconnects robust against errors. The proposed error correction code uses triplication error correction scheme as crosstalk avoidance code (CAC) and a parity bit is added to it to enhance the error correction capability. The proposed error correction code corrects all the error patterns of one bit error, two bit errors. The proposed code also corrects 7 out of 10 possible three bit error patterns and detects burst errors of three. Hybrid Automatic Repeat Request (HARQ) system is employed when burst errors of three occurs. The performance of the proposed codec is evaluated for residual flit error rate, codec area, power, delay, average flit latency and link energy consumption. The proposed codec achieves four magnitude order of low residual flit error rate and link energy minimization of over 53 % compared to other existing error correction schemes. Besides the low residual flit error rate, and link energy minimization, the proposed codec also achieves up to 4.2 % less area and up to 6 % less codec power consumption compared to other error correction codes. The less codec area, codec power consumption, low link energy and low residual flit error rate make the proposed code appropriate for on chip interconnection link.
Starting Page	387
Ending Page	400
Page Count	14
File Format	PDF
ISSN	09238174
Journal	Journal of Electronic Testing
Volume Number	30
Issue Number	4
e-ISSN	15730727
Language	English
Publisher	Springer US
Publisher Date	2014-07-25
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Burst error HARQ NoC On-chip-interconnect SEC SEC-DED Triplicate add parity TAP Crosstalk Error correction code Circuits and Systems Electrical Engineering Computer-Aided Engineering (CAD, CAE) and Design
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design of Memories with Concurrent Error Detection and Correction by Nonlinear SEC-DED Codes

Design of Low Power & Reliable Networks on Chip Through Joint Crosstalk Avoidance and Multiple Error Correction Coding

Crosstalk-Aware Channel Coding Schemes for Energy Efficient and Reliable NOC Interconnects

Crosstalk-Aware Channel Coding Schemes for Energy Efficient and Reliable NOC Interconnects (2009)

Selected crosstalk avoidance code for reliable network-on-chip (2009)

Burst error detection hybrid arq with crosstalk-delay reduction for reliable on-chip interconnects.

Adaptive Multibit Crosstalk-Aware Error Control Coding Scheme for On-Chip Communication

Crosstalk-aware channel transmitting scheme for error resilience NoC interconnects

Transient Error Correction Coding Scheme for Reliable Low Power Data Link Layer in NoC

Enhanced Low Complex Double Error Correction Coding with Crosstalk Avoidance for Reliable On-Chip Interconnection Link

Similar Documents

Design of Memories with Concurrent Error Detection and Correction by Nonlinear SEC-DED Codes

Design of Low Power & Reliable Networks on Chip Through Joint Crosstalk Avoidance and Multiple Error Correction Coding

Crosstalk-Aware Channel Coding Schemes for Energy Efficient and Reliable NOC Interconnects

Crosstalk-Aware Channel Coding Schemes for Energy Efficient and Reliable NOC Interconnects (2009)

Selected crosstalk avoidance code for reliable network-on-chip (2009)

Burst error detection hybrid arq with crosstalk-delay reduction for reliable on-chip interconnects.

Adaptive Multibit Crosstalk-Aware Error Control Coding Scheme for On-Chip Communication

Crosstalk-aware channel transmitting scheme for error resilience NoC interconnects

Transient Error Correction Coding Scheme for Reliable Low Power Data Link Layer in NoC

Enhanced Low Complex Double Error Correction Coding with Crosstalk Avoidance for Reliable On-Chip Interconnection Link