NDLI: Recovery requirements of branch prediction storage structures in the presence of mispredicted-path execution

Content Provider	Springer Nature Link
Author	Jourdan, Stéphan Stark, Jared Hsing, Tse Hao Patt, Yale N.
Copyright Year	1997
Abstract	Execution along mispredicted paths may or may not affect the accuracy of subsequent branch predictions if recovery mechanisms are not provided to undo the erroneous information that is acquired by the branch prediction storage structures. In this paper, we study four elements of the Two-Level Branch Predictor: the Branch Target Buffer (BTB), the Branch History Register (BHR), the Pattern History Tables (PHTs), and the Return Address Stack (RAS). For each we determine whether a recovery mechanism is needed, and, if so, show how to design a cost-effective one. Using five benchmarks from the SPECint92 suite, we show that there is no need to provide recovery mechanisms for the BTB and the PHTs, but that performance is degraded by an average of 30% if recovery mechanisms are not provided for the BHR and RAS.
Starting Page	363
Ending Page	383
Page Count	21
File Format	PDF
ISSN	08857458
Journal	International Journal of Parallel Programming
Volume Number	25
Issue Number	5
e-ISSN	15737640
Language	English
Publisher	Springer US
Publisher Date	1997-01-01
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Architecture processor design branch prediction speculative execution superscalar Theory of Computation Processor Architectures Software Engineering/Programming and Operating Systems
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Information Systems Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Improving branch prediction accuracy by reducing pattern history table interference

Value Prediction and Speculative Execution on GPU

Modulo Path History for the Reduction of Pipeline Overheads in Path-based Neural Branch Predictors

New Data Structures to Handle Speculative Parallelization at Runtime

The Impact of Speculative Execution on SMT Processors

Speculative Memory Cloaking and Bypassing

Inferential Queueing and Speculative Push

Design Alternatives of Multithreaded Architecture

Using the First-Level Caches as Filters to Reduce the Pollution Caused by Speculative Memory References

Recovery requirements of branch prediction storage structures in the presence of mispredicted-path execution

Similar Documents

Improving branch prediction accuracy by reducing pattern history table interference

Value Prediction and Speculative Execution on GPU

Modulo Path History for the Reduction of Pipeline Overheads in Path-based Neural Branch Predictors

New Data Structures to Handle Speculative Parallelization at Runtime

The Impact of Speculative Execution on SMT Processors

Speculative Memory Cloaking and Bypassing

Inferential Queueing and Speculative Push

Design Alternatives of Multithreaded Architecture

Using the First-Level Caches as Filters to Reduce the Pollution Caused by Speculative Memory References

Recovery requirements of branch prediction storage structures in the presence of mispredicted-path execution