NDLI: Design Alternatives of Multithreaded Architecture

Content Provider	Springer Nature Link
Author	Mendelson, Avi Bekerman, Michael
Copyright Year	1999
Abstract	This paper compares two possible implementations of multithreaded architecture and proposes a new architecture combining the flexibility of the first with the low hardware complexity of the second. We present performance and step-by-step complexity analysis of two design alternatives of multithreaded architecture: dynamic inter-thread resource scheduling and static resource allocation. We then introduce a new multithreaded architecture based on a new scheduling mechanism called the “semi-static.” We show that with two concurrent threads the dynamic scheduling processor achieves from 5 to 45 % higher performance at the cost of much more complicated design. This paper indicates that for a relatively high number of execution resources the complexity of the dynamic scheduling logic will inevitably require design compromises. Moreover, high chip-wide communication time and an incomplete bypassing network will limit the dynamic scheduling and reduce its performance advantage. On the other hand, static scheduling architecture achieves low resource utilization. The semi-static architecture utilizes compiler techniques to exploit patterns of program parallelism and introduces a new hardware mechanism, in order to achieve performance close to dynamic scheduling without significantly increasing the static hardware complexity. The semi-static architecture statically assigns part of the functional units but dynamically schedules the most performance-critical functional units on a medium-grain basis.
Starting Page	161
Ending Page	193
Page Count	33
File Format	PDF
ISSN	08857458
Journal	International Journal of Parallel Programming
Volume Number	27
Issue Number	3
e-ISSN	15737640
Language	English
Publisher	Kluwer Academic Publishers-Plenum Publishers
Publisher Date	1999-01-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Processor Architectures Software Engineering/Programming and Operating Systems Theory of Computation
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Information Systems Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Compiling C for the EARTH multithreaded architecture

Modeling Multithreaded Applications Using Petri Nets

The Coming Wave of Multithreaded Chip Multiprocessors

The Multicluster Architecture: Reducing Processor Cycle Time Through Partitioning

Special Issue on Computer Architecture and High-Performance Computing

Compiler Infrastructure

Scenario-Based Hypersequential Programming

Computation in the Context of Transport Triggered Architectures

Performance Advantage of Reconfigurable Cache Design on Multicore Processor Systems

Design Alternatives of Multithreaded Architecture

Similar Documents

Compiling C for the EARTH multithreaded architecture

Modeling Multithreaded Applications Using Petri Nets

The Coming Wave of Multithreaded Chip Multiprocessors

The Multicluster Architecture: Reducing Processor Cycle Time Through Partitioning

Special Issue on Computer Architecture and High-Performance Computing

Compiler Infrastructure

Scenario-Based Hypersequential Programming

Computation in the Context of Transport Triggered Architectures

Performance Advantage of Reconfigurable Cache Design on Multicore Processor Systems

Design Alternatives of Multithreaded Architecture