NDLI: Providing a formal linkage between MDG and HOL

Content Provider	Springer Nature Link
Author	Xiong, Haiyan Curzon, Paul Tahar, Sofiène Blandford, Ann
Copyright Year	2006
Abstract	We describe an approach for formally verifying the linkage between a symbolic state enumeration system and a theorem proving system. This involves the following three stages of proof. Firstly we prove theorems about the correctness of the translation part of the symbolic state system. It interfaces between low level decision diagrams and high level description languages. We ensure that the semantics of a program is preserved in those of its translated form. Secondly we prove linkage theorems: theorems that justify introducing a result from a state enumeration system into a proof system. Finally we combine the translator correctness and linkage theorems. The resulting new linkage theorems convert results to a high level language from the low level decision diagrams that the result was actually proved about in the state enumeration system. They justify importing low-level external verification results into a theorem prover. We use a linkage between the HOL system and a simplified version of the MDG system to illustrate the ideas and consider a small example that integrates two applications from MDG and HOL to illustrate the linkage theorems.
Starting Page	83
Ending Page	116
Page Count	34
File Format	PDF
ISSN	09259856
Journal	Formal Methods in System Design
Volume Number	30
Issue Number	2
e-ISSN	15728102
Language	English
Publisher	Kluwer Academic Publishers-Plenum Publishers
Publisher Date	2006-08-31
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Verification system correctness Hybrid verification systems Formal hardware verification Usability verification Software Engineering/Programming and Operating Systems Computer-Aided Engineering (CAD, CAE) and Design Electronic and Computer Engineering Circuits and Systems
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Explaining counterexamples using causality

Industrial Practice of Formal Hardware Verification: A Sampling

Formal Verification Successes at Motorola

Polynomial Formal Verification of Multipliers

Formal Verification of Square Root Algorithms

Automated Correctness Condition Generation for Formal Verification of Synthesized RTL Designs

Formal Verification of a Distributed Computer System

Formal Verification of a Complex Pipelined Processor

On the Effective Deployment of Functional Formal Verification

Providing a formal linkage between MDG and HOL

Similar Documents

Explaining counterexamples using causality

Industrial Practice of Formal Hardware Verification: A Sampling

Formal Verification Successes at Motorola

Polynomial Formal Verification of Multipliers

Formal Verification of Square Root Algorithms

Automated Correctness Condition Generation for Formal Verification of Synthesized RTL Designs

Formal Verification of a Distributed Computer System

Formal Verification of a Complex Pipelined Processor

On the Effective Deployment of Functional Formal Verification

Providing a formal linkage between MDG and HOL