NDLI: Performance Analysis of Arbitration Policies for SoC Communication Architectures

Content Provider	Springer Nature Link
Author	Poletti, Francesco Bertozzi, Davide Benini, Luca Bogliolo, Alessandro
Copyright Year	2003
Abstract	As technology scales toward deep submicron, the integration of a large number of IP blocks on the same silicon die is becoming technically feasible, thus enabling large-scale parallel computations, such as those required for multimedia workloads. The communication architecture is becoming the bottleneck for these multiprocessor Systems-on-Chip (SoC), and efficient contention resolution schemes for managing simultaneous access requests to the shared communication resources are required to prevent system performance degradation. The contribution of this work is to analyze the impact on multiprocessor SoC performance of different bus arbitration policies under different communication patterns, showing the distinctive features of each policy and the strong correlation of their effectiveness with the communication requirements of the applications. Beyond traditional arbitration schemes such as round robin and TDMA, another policy is considered that periodically allocates a temporal slot for contention-free bus utilization to a processor which needs fixed predictable bandwidth for the correct execution of its time-critical task. The results are derived on a complete and scalable multiprocessor SoC simulation platform based on SystemC, whose software support includes a complete embedded multiprocessor OS (RTEMS). The communication architecture is AMBA compliant, and we exploit the flexibility of this multi-master commercial standard, which does not specify the arbitration algorithm, to implement the explored contention resolution schemes.
Starting Page	189
Ending Page	210
Page Count	22
File Format	PDF
ISSN	09295585
Journal	Design Automation for Embedded Systems
Volume Number	8
Issue Number	2-3
e-ISSN	15728080
Language	English
Publisher	Kluwer Academic Publishers
Publisher Date	2003-01-01
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Special Purpose and Application-Based Systems Computer-Aided Engineering (CAD, CAE) and Design Electronic and Computer Engineering
Content Type	Text
Resource Type	Article
Subject	Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Hardware/Software Communication and System Integration for Embedded Architectures

Communication architecture design for reconfigurable multimedia SoC platform

Improving Software Performance with Configurable Logic

Editorial: Special Issue on Hardware/Software Partitioning

Towards SoC Validation Through Prototyping: A Systematic Approach Based on Reconfigurable Platform

Prototyping of Tightly Coupled Hardware/Software-Systems

Analysis and Evaluation of Address Arithmetic Capabilities in Custom DSP Architectures

A Compositional Framework for Hardware/Software Co-Design

Communication Performance Models for Architecture-Precise Prototyping of Real-Time Embedded Systems

Performance Analysis of Arbitration Policies for SoC Communication Architectures

Similar Documents

Hardware/Software Communication and System Integration for Embedded Architectures

Communication architecture design for reconfigurable multimedia SoC platform

Improving Software Performance with Configurable Logic

Editorial: Special Issue on Hardware/Software Partitioning

Towards SoC Validation Through Prototyping: A Systematic Approach Based on Reconfigurable Platform

Prototyping of Tightly Coupled Hardware/Software-Systems

Analysis and Evaluation of Address Arithmetic Capabilities in Custom DSP Architectures

A Compositional Framework for Hardware/Software Co-Design

Communication Performance Models for Architecture-Precise Prototyping of Real-Time Embedded Systems

Performance Analysis of Arbitration Policies for SoC Communication Architectures