NDLI: A Theory for Co-Scheduling Hardware and Software Pipelines in ASIPs and Embedded Processors

Content Provider	Springer Nature Link
Author	Govindarajan, R. Altman, Erik R. Gao, Guang R.
Copyright Year	2002
Abstract	Exploiting instruction-level parallelism (ILP) is extremely important for achieving high performance in application specific instruction set processors (ASIPs) and embedded processors. Unlike conventional general purpose processors, ASIPs and embedded processors typically run a single application and hence must be optimized extensively for this in order to extract maximum performance. Further, low power and low cost requirements of ASIPs may demand reuse of pipeline stages causing pipelines with complex structural hazards. In such architectures, exploiting higher ILP is a major challenge to the designer.Existing techniques deal with either scheduling hardware pipelines to obtain higher throughput or software pipelining—an instruction scheduling technique for iterative computation—for exploiting greater ILP. We integrate these techniques to co-schedule hardware and software pipelines to achieve greater instruction throughput. In this paper, we develop the underlying theory of Co-Scheduling, called the Modulo-Scheduled Pipeline (or MS-Pipeline) theory. More specifically, we establish the necessary and sufficient condition for achieving the maximum throughput in a given pipeline operating under modulo scheduling. Further, we establish a sufficient condition to achieve a specified throughput, based on which we also develop a methodology for designing the hardware pipelines that achieve such a throughput. Further, we present initial experimental results which help to establish the usefulness of MS-pipeline theory in software pipelining. As the proposed theory helps to analyze and improve the throughput of Modulo-Scheduled Pipelines (MS-pipelines), it is especially useful in designing ASIPs and embedded processors.
Starting Page	243
Ending Page	275
Page Count	33
File Format	PDF
ISSN	09295585
Journal	Design Automation for Embedded Systems
Volume Number	6
Issue Number	3
e-ISSN	15728080
Language	English
Publisher	Kluwer Academic Publishers
Publisher Date	2002-01-01
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Special Purpose and Application-Based Systems Computer-Aided Engineering (CAD, CAE) and Design Electronic and Computer Engineering
Content Type	Text
Resource Type	Article
Subject	Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Efficient Block Scheduling to Minimize Context Switching Time for Programmable Embedded Processors

Estimating data bus size for custom processors in embedded systems

An Effective Software Pipelining Algorithm for Clustered Embedded VLIW Processors

Hardware-Software Partitioning for Real-Time Embedded Systems

CAD tool for hardware software co-synthesis of heterogeneous multiple processor embedded architectures

A Compositional Framework for Hardware/Software Co-Design

Rapid Prototyping of Embedded Hardware/Software Systems

A theory for software-hardware co-scheduling for ASIPs and embedded processors

Hardware/Software Communication and System Integration for Embedded Architectures

A Theory for Co-Scheduling Hardware and Software Pipelines in ASIPs and Embedded Processors

Similar Documents

Efficient Block Scheduling to Minimize Context Switching Time for Programmable Embedded Processors

Estimating data bus size for custom processors in embedded systems

An Effective Software Pipelining Algorithm for Clustered Embedded VLIW Processors

Hardware-Software Partitioning for Real-Time Embedded Systems

CAD tool for hardware software co-synthesis of heterogeneous multiple processor embedded architectures

A Compositional Framework for Hardware/Software Co-Design

Rapid Prototyping of Embedded Hardware/Software Systems

A theory for software-hardware co-scheduling for ASIPs and embedded processors

Hardware/Software Communication and System Integration for Embedded Architectures

A Theory for Co-Scheduling Hardware and Software Pipelines in ASIPs and Embedded Processors