NDLI: Efficient Block Scheduling to Minimize Context Switching Time for Programmable Embedded Processors

Content Provider	Springer Nature Link
Author	Hong, Inki Potkonjak, Miodrag Papaefthymiou, Marios
Copyright Year	1999
Abstract	Scheduling is one of the most often addressed optimization problems in DSP compilation, behavioral synthesis, and system-level synthesis research. With the rapid pace of changes in modern DSP applications requirements and implementation technologies, however, new types of scheduling challenges arise. This paper is concerned with the problem of scheduling blocks of computations in order to optimize the efficiency of their execution on programmable embedded systems under a realistic timing model of their processors. We describe an effective scheme for scheduling the blocks of any computation on a given system architecture and with a specified algorithm implementing each block. We also present algorithmic techniques for performing optimal block scheduling simultaneously with optimal architecture and algorithm selection. Our techniques address the block scheduling problem for both single- and multiple-processor system platforms and for a variety of optimization objectives including throughput, cost, and power dissipation. We demonstrate the practical effectiveness of our techniques on numerous designs and synthetic examples.
Starting Page	311
Ending Page	327
Page Count	17
File Format	PDF
ISSN	09295585
Journal	Design Automation for Embedded Systems
Volume Number	4
Issue Number	4
e-ISSN	15728080
Language	English
Publisher	Kluwer Academic Publishers
Publisher Date	1999-01-01
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Special Purpose and Application-Based Systems Computer-Aided Engineering (CAD, CAE) and Design Electronic and Computer Engineering Circuits and Systems
Content Type	Text
Resource Type	Article
Subject	Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Energy efficient semi-partitioned scheduling for embedded multiprocessor streaming systems

A Theory for Co-Scheduling Hardware and Software Pipelines in ASIPs and Embedded Processors

An Effective Software Pipelining Algorithm for Clustered Embedded VLIW Processors

Rapid Prototyping of Embedded Hardware/Software Systems

On the hard-real-time scheduling of embedded streaming applications

Estimating data bus size for custom processors in embedded systems

Embedded systems security—an overview

Synthesizing Energy-Efficient Embedded Systems with LOPOCOS

Tandem queue weighted fair smooth scheduling

Efficient Block Scheduling to Minimize Context Switching Time for Programmable Embedded Processors

Similar Documents

Energy efficient semi-partitioned scheduling for embedded multiprocessor streaming systems

A Theory for Co-Scheduling Hardware and Software Pipelines in ASIPs and Embedded Processors

An Effective Software Pipelining Algorithm for Clustered Embedded VLIW Processors

Rapid Prototyping of Embedded Hardware/Software Systems

On the hard-real-time scheduling of embedded streaming applications

Estimating data bus size for custom processors in embedded systems

Embedded systems security—an overview

Synthesizing Energy-Efficient Embedded Systems with LOPOCOS

Tandem queue weighted fair smooth scheduling

Efficient Block Scheduling to Minimize Context Switching Time for Programmable Embedded Processors