NDLI: A 10 bit 16-to-26 MS/s flexible window SAR ADC for digitally controlled DC

Content Provider	Springer Nature Link
Author	Haenzsche, Stefan Höppner, Sebastian Schüffny, Rene
Copyright Year	2015
Abstract	This paper presents a 10 bit charge redistribution successive approximation analog-to-digital converter (ADC) for integrated digitally controlled DC–DC converters. A timing efficient implementation of a window function is proposed, where only a reduced input range is converted. A redundant search is applied to overcome the speed limitation of the analog components. The window mode enables further speed enhancement without an increase of clock frequency and power consumption. Position of the set-point and size of the window is digitally adjustable every conversion. Fabricated in 28 nm low-power CMOS technology the ADC occupies only 110 × 85 µm2. In full range mode a conversion rate of 16 MS/s is achieved and in window mode 26.7 MS/s, respectively. With a measured total power consumption of 710 µW and 9.1 bit ENOB a FOM of 81 fJ/conv-step is reached. A large input range with constant resolution, highly linear characteristic, and high robustness to PVT variations together make this ADC an advantageous alternative to delay line or ring oscillator based window ADCs. The highly digital nature of the proposed architecture allows implementation in modern sub-100 nm CMOS technologies.
Starting Page	421
Ending Page	431
Page Count	11
File Format	PDF
ISSN	09251030
Journal	Analog Integrated Circuits and Signal Processing
Volume Number	84
Issue Number	3
e-ISSN	15731979
Language	English
Publisher	Springer US
Publisher Date	2015-06-30
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Analog-to-digital conversion ADC Successive approximation SAR Non-binary Redundant search Window function DC–DC converter Circuits and Systems Electrical Engineering Signal, Image and Speech Processing
Content Type	Text
Resource Type	Article
Subject	Surfaces, Coatings and Films Signal Processing Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 10 bit 16 MS/s redundant SAR ADC with flexible window function for a digitally controlled DC-DC converter in 28 nm CMOS

A 12-bit 104-MS/s SAR ADC in 28nm CMOS for digitally-assisted wireless transmitters

A 10-bit 50-MS/s redundant SAR ADC with split capacitive-array DAC

A 7-bit 40 MS/s single-ended asynchronous SAR ADC in 65 nm CMOS

A 12-b 4-MS/s SAR ADC With Configurable Redundancy in 28-nm CMOS Technology

An area-and-power-efficient 8.4-bit ENOB 30 MS/s SAR ADC in 65 nm CMOS

An 8.38 fJ/conversion-step 0.6 V 8-b 4.35 MS/s asynchronous SAR ADC in 65 nm CMOS

An 8-bit 208 MS/s SAR ADC in 65 nm CMOS

Combination of DAC switches and SAR logics in a 720 MS/s low-bit successive approximation ADC

A 10 bit 16-to-26 MS/s flexible window SAR ADC for digitally controlled DC–DC converters in 28 nm CMOS

Similar Documents

A 10 bit 16 MS/s redundant SAR ADC with flexible window function for a digitally controlled DC-DC converter in 28 nm CMOS

A 12-bit 104-MS/s SAR ADC in 28nm CMOS for digitally-assisted wireless transmitters

A 10-bit 50-MS/s redundant SAR ADC with split capacitive-array DAC

A 7-bit 40 MS/s single-ended asynchronous SAR ADC in 65 nm CMOS

A 12-b 4-MS/s SAR ADC With Configurable Redundancy in 28-nm CMOS Technology

An area-and-power-efficient 8.4-bit ENOB 30 MS/s SAR ADC in 65 nm CMOS

An 8.38 fJ/conversion-step 0.6 V 8-b 4.35 MS/s asynchronous SAR ADC in 65 nm CMOS

An 8-bit 208 MS/s SAR ADC in 65 nm CMOS

Combination of DAC switches and SAR logics in a 720 MS/s low-bit successive approximation ADC

A 10 bit 16-to-26 MS/s flexible window SAR ADC for digitally controlled DC–DC converters in 28 nm CMOS