WebSite Logo
  • Content
  • Similar Resources
  • Metadata
  • Cite This
  • Log-in
  • Fullscreen
Log-in
Do not have an account? Register Now
Forgot your password? Account recovery
  1. Analog Integrated Circuits and Signal Processing
  2. Analog Integrated Circuits and Signal Processing : Volume 57
  3. Analog Integrated Circuits and Signal Processing : Volume 57, Issue 1-2, November 2008
  4. System co-optimization in wireless receiver design with TrACS
Loading...

Please wait, while we are loading the content...

Analog Integrated Circuits and Signal Processing : Volume 92
Analog Integrated Circuits and Signal Processing : Volume 91
Analog Integrated Circuits and Signal Processing : Volume 90
Analog Integrated Circuits and Signal Processing : Volume 89
Analog Integrated Circuits and Signal Processing : Volume 88
Analog Integrated Circuits and Signal Processing : Volume 87
Analog Integrated Circuits and Signal Processing : Volume 86
Analog Integrated Circuits and Signal Processing : Volume 85
Analog Integrated Circuits and Signal Processing : Volume 84
Analog Integrated Circuits and Signal Processing : Volume 83
Analog Integrated Circuits and Signal Processing : Volume 82
Analog Integrated Circuits and Signal Processing : Volume 81
Analog Integrated Circuits and Signal Processing : Volume 80
Analog Integrated Circuits and Signal Processing : Volume 79
Analog Integrated Circuits and Signal Processing : Volume 78
Analog Integrated Circuits and Signal Processing : Volume 77
Analog Integrated Circuits and Signal Processing : Volume 76
Analog Integrated Circuits and Signal Processing : Volume 75
Analog Integrated Circuits and Signal Processing : Volume 74
Analog Integrated Circuits and Signal Processing : Volume 73
Analog Integrated Circuits and Signal Processing : Volume 72
Analog Integrated Circuits and Signal Processing : Volume 71
Analog Integrated Circuits and Signal Processing : Volume 70
Analog Integrated Circuits and Signal Processing : Volume 69
Analog Integrated Circuits and Signal Processing : Volume 68
Analog Integrated Circuits and Signal Processing : Volume 67
Analog Integrated Circuits and Signal Processing : Volume 66
Analog Integrated Circuits and Signal Processing : Volume 65
Analog Integrated Circuits and Signal Processing : Volume 64
Analog Integrated Circuits and Signal Processing : Volume 63
Analog Integrated Circuits and Signal Processing : Volume 62
Analog Integrated Circuits and Signal Processing : Volume 61
Analog Integrated Circuits and Signal Processing : Volume 60
Analog Integrated Circuits and Signal Processing : Volume 59
Analog Integrated Circuits and Signal Processing : Volume 58
Analog Integrated Circuits and Signal Processing : Volume 57
Analog Integrated Circuits and Signal Processing : Volume 57, Issue 3, December 2008
Analog Integrated Circuits and Signal Processing : Volume 57, Issue 1-2, November 2008
Introduction to the special issue on the SBCCI 2007
A programmable voltage reference optimized for power management applications
Design of an integrated low power high CMRR instrumentation amplifier for biomedical applications
An ultra low power CMOS pA/V transconductor and its application to wavelet filters
Current mode instrumentation amplifier with rail-to-rail input and output
On the reduction of thermal and flicker noise in ENG signal recording amplifiers
An approximation algorithm to improve capacitance matching in the design of SC filters
New swapping technique for background calibration of capacitor mismatch and amplifier finite DC-gain in pipeline ADCs
A small area 8 bits 50 MHz CMOS DAC for Bluetooth transmitter
Design of a high-speed CMOS multi-bit quantizer for continuous-time Delta-Sigma Modulator applications
A 0.35 μm CMOS AM demodulator
Design of a digital FM demodulator based on a 2nd-order all-digital phase-locked loop
A translinear SiGe BiCMOS current-controlled oscillator with 80 Hz–800 MHz tuning range
System co-optimization in wireless receiver design with TrACS
Layout techniques for radiation hardening of standard CMOS active pixel sensors
Analog inner product operations for image compression in 0.35-μm CMOS
A multisampling time-domain CMOS imager with synchronous readout circuit
Analog Integrated Circuits and Signal Processing : Volume 56
Analog Integrated Circuits and Signal Processing : Volume 55
Analog Integrated Circuits and Signal Processing : Volume 54
Analog Integrated Circuits and Signal Processing : Volume 53
Analog Integrated Circuits and Signal Processing : Volume 52
Analog Integrated Circuits and Signal Processing : Volume 51
Analog Integrated Circuits and Signal Processing : Volume 50
Analog Integrated Circuits and Signal Processing : Volume 49
Analog Integrated Circuits and Signal Processing : Volume 48
Analog Integrated Circuits and Signal Processing : Volume 47
Analog Integrated Circuits and Signal Processing : Volume 46
Analog Integrated Circuits and Signal Processing : Volume 45
Analog Integrated Circuits and Signal Processing : Volume 44
Analog Integrated Circuits and Signal Processing : Volume 43
Analog Integrated Circuits and Signal Processing : Volume 42
Analog Integrated Circuits and Signal Processing : Volume 41
Analog Integrated Circuits and Signal Processing : Volume 40
Analog Integrated Circuits and Signal Processing : Volume 39
Analog Integrated Circuits and Signal Processing : Volume 38
Analog Integrated Circuits and Signal Processing : Volume 37
Analog Integrated Circuits and Signal Processing : Volume 36
Analog Integrated Circuits and Signal Processing : Volume 35
Analog Integrated Circuits and Signal Processing : Volume 34
Analog Integrated Circuits and Signal Processing : Volume 33
Analog Integrated Circuits and Signal Processing : Volume 32
Analog Integrated Circuits and Signal Processing : Volume 31
Analog Integrated Circuits and Signal Processing : Volume 30
Analog Integrated Circuits and Signal Processing : Volume 29
Analog Integrated Circuits and Signal Processing : Volume 28
Analog Integrated Circuits and Signal Processing : Volume 27
Analog Integrated Circuits and Signal Processing : Volume 26
Analog Integrated Circuits and Signal Processing : Volume 25
Analog Integrated Circuits and Signal Processing : Volume 24
Analog Integrated Circuits and Signal Processing : Volume 23
Analog Integrated Circuits and Signal Processing : Volume 22
Analog Integrated Circuits and Signal Processing : Volume 21
Analog Integrated Circuits and Signal Processing : Volume 20
Analog Integrated Circuits and Signal Processing : Volume 19
Analog Integrated Circuits and Signal Processing : Volume 18
Analog Integrated Circuits and Signal Processing : Volume 17
Analog Integrated Circuits and Signal Processing : Volume 16
Analog Integrated Circuits and Signal Processing : Volume 15
Analog Integrated Circuits and Signal Processing : Volume 14
Analog Integrated Circuits and Signal Processing : Volume 13
Analog Integrated Circuits and Signal Processing : Volume 12

Similar Documents

...
TrACS: transceiver architecture and wireless channel simulator

Article

...
A behavioral-based multi-agent optimization algorithm for system level radio design

Article

...
13.56 MHz CMOS transceiver for RFID applications

Article

...
UWB radio module design for wireless sensor networks

Article

...
Time-variant analysis and design of a power efficient ISM-band quadrature receiver

Article

...
Modeling, design and implementation of a low-power FPGA based asynchronous wake-up receiver for wireless applications

Article

...
Equalization and pre-emphasis based LVDS transceiver

Article

...
Design of RF transceivers for wireless sensor networks in hazardous applications

Article

...
Power management of autonomous wireless sensor node for structure health monitoring

Article

System co-optimization in wireless receiver design with TrACS

Content Provider Springer Nature Link
Author Ramesh, Chithrupa Rusu, Ana Ismail, Mohammed Skoglund, Mikael
Copyright Year 2008
Abstract System co-optimization of the analog receiver front end circuit and the digital baseband processing could enable receiver designs with lower power budgets, as the signal processing in the digital receiver is asymmetric across circuit topologies. This paper presents a simulation tool that could assist with such co-optimized designs. TrACS (Transceiver Architecture and Channel Simulator) is an RF/DSP co-simulator, capable of providing an application-specific system-level perspective to receiver design. The simulator is especially relevant in the context of energy-constrained wireless sensor node design, where the simulator’s system perspective determines the compatibility of circuit topologies, modulation techniques and synchronization methods for various wireless scenarios. A few case studies are presented, which illustrate co-optimization of a ZigBEE receiver using TrACS.
Starting Page 117
Ending Page 127
Page Count 11
File Format PDF
ISSN 09251030
Journal Analog Integrated Circuits and Signal Processing
Volume Number 57
Issue Number 1-2
e-ISSN 15731979
Language English
Publisher Springer US
Publisher Date 2008-07-10
Publisher Place Boston
Access Restriction One Nation One Subscription (ONOS)
Subject Keyword Wireless sensor node transceiver System-level simulator Co-optimized design tools Signal, Image and Speech Processing Electronic and Computer Engineering Circuits and Systems
Content Type Text
Resource Type Article
Subject Surfaces, Coatings and Films Signal Processing Hardware and Architecture
  • About
  • Disclaimer
  • Feedback
  • Sponsor
  • Contact
  • Chat with Us
About National Digital Library of India (NDLI)
NDLI logo

National Digital Library of India (NDLI) is a virtual repository of learning resources which is not just a repository with search/browse facilities but provides a host of services for the learner community. It is sponsored and mentored by Ministry of Education, Government of India, through its National Mission on Education through Information and Communication Technology (NMEICT). Filtered and federated searching is employed to facilitate focused searching so that learners can find the right resource with least effort and in minimum time. NDLI provides user group-specific services such as Examination Preparatory for School and College students and job aspirants. Services for Researchers and general learners are also provided. NDLI is designed to hold content of any language and provides interface support for 10 most widely used Indian languages. It is built to provide support for all academic levels including researchers and life-long learners, all disciplines, all popular forms of access devices and differently-abled learners. It is designed to enable people to learn and prepare from best practices from all over the world and to facilitate researchers to perform inter-linked exploration from multiple sources. It is developed, operated and maintained from Indian Institute of Technology Kharagpur.

Learn more about this project from here.

Disclaimer

NDLI is a conglomeration of freely available or institutionally contributed or donated or publisher managed contents. Almost all these contents are hosted and accessed from respective sources. The responsibility for authenticity, relevance, completeness, accuracy, reliability and suitability of these contents rests with the respective organization and NDLI has no responsibility or liability for these. Every effort is made to keep the NDLI portal up and running smoothly unless there are some unavoidable technical issues.

Feedback

Sponsor

Ministry of Education, through its National Mission on Education through Information and Communication Technology (NMEICT), has sponsored and funded the National Digital Library of India (NDLI) project.

Contact National Digital Library of India
Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302
See location in the Map
03222 282435
Mail: support@ndl.gov.in
Sl. Authority Responsibilities Communication Details
1 Ministry of Education (GoI),
Department of Higher Education
Sanctioning Authority https://www.education.gov.in/ict-initiatives
2 Indian Institute of Technology Kharagpur Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project https://www.iitkgp.ac.in
3 National Digital Library of India Office, Indian Institute of Technology Kharagpur The administrative and infrastructural headquarters of the project Dr. B. Sutradhar  bsutra@ndl.gov.in
4 Project PI / Joint PI Principal Investigator and Joint Principal Investigators of the project Dr. B. Sutradhar  bsutra@ndl.gov.in
Prof. Saswat Chakrabarti  will be added soon
5 Website/Portal (Helpdesk) Queries regarding NDLI and its services support@ndl.gov.in
6 Contents and Copyright Issues Queries related to content curation and copyright issues content@ndl.gov.in
7 National Digital Library of India Club (NDLI Club) Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach clubsupport@ndl.gov.in
8 Digital Preservation Centre (DPC) Assistance with digitizing and archiving copyright-free printed books dpc@ndl.gov.in
9 IDR Setup or Support Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops idr@ndl.gov.in
I will try my best to help you...
Cite this Content
Loading...