NDLI: A new fast settling low power CMOS gain stage architecture

Content Provider	Springer Nature Link
Author	Sadrafshari, Shamin Hassanzadazar, Mina Hadidi, Khayrollah Khoei, Abdollah
Copyright Year	2016
Abstract	This paper presents a new gain stage for high accuracy and fast settling applications. In the proposed structure a novel combination of closed loop and open loop amplifiers is employed to achieve high accuracy and enhanced settling behavior while adding only negligible power to the main circuit power constraint. To evaluate the functionality of the proposed idea, a zero cross based circuit and a switch capacitor amplifier are designed to implement the open loop and the closed loop stages, respectively. Though, other topologies for implementation of open loop and closed loop amplifiers are applicable in the presented gain stage. The proposed structure is implemented in 0.18 μm CMOS technology. HSPICE simulation results, using level 49 models, demonstrate that the new configuration improves the power efficiency and the settling behavior as well as the system accuracy. The proposed scheme shows very fast settling times of 0.8, 1.01, 1.41 ns for the gain accuracies of 6, 8 and 10 bits, respectively, while loaded with 1 pF capacitance and the output swing is 1.6 V. In comparison with a conventional switched capacitor closed loop amplifier, the proposed architecture improves the settling performance by a factor of 3 for 6 bit resolution, while it adds only 0.63 mW power to the total power consumption that is 8.68 mW.
Starting Page	165
Ending Page	173
Page Count	9
File Format	PDF
ISSN	09251030
Journal	Analog Integrated Circuits and Signal Processing
Volume Number	90
Issue Number	1
e-ISSN	15731979
Language	English
Publisher	Springer US
Publisher Date	2016-09-26
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Closed loop amplifier Gain stage Open loop amplifier Zero cross based circuit Circuits and Systems Electrical Engineering Signal,Image and Speech Processing
Content Type	Text
Resource Type	Article
Subject	Surfaces, Coatings and Films Signal Processing Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A CMOS low power fast-settling AGC amplifier based on integrated RSSI

Low-power CMOS distributed amplifier using new cascade gain cell for high and low gain modes

A digitally programmable gain amplifier for ultra-low-power applications

The tapered matrix amplifier: a low-power high-gain broadband amplifier

Low-voltage low-power 100 MHz programmable gain amplifier in 0.35 μm CMOS

Design of CMOS three-stage amplifiers for fast-settling switched-capacitor circuits

A low-power, wide-range variable gain CMOS RF transmitter for 900 MHz wireless communications

Low-power interface circuits between adiabatic and standard CMOS circuits

A single-stage operational amplifier with enhanced transconductance and slew rate for switched-capacitor circuits

A new fast settling low power CMOS gain stage architecture

Similar Documents

A CMOS low power fast-settling AGC amplifier based on integrated RSSI

Low-power CMOS distributed amplifier using new cascade gain cell for high and low gain modes

A digitally programmable gain amplifier for ultra-low-power applications

The tapered matrix amplifier: a low-power high-gain broadband amplifier

Low-voltage low-power 100 MHz programmable gain amplifier in 0.35 μm CMOS

Design of CMOS three-stage amplifiers for fast-settling switched-capacitor circuits

A low-power, wide-range variable gain CMOS RF transmitter for 900 MHz wireless communications

Low-power interface circuits between adiabatic and standard CMOS circuits

A single-stage operational amplifier with enhanced transconductance and slew rate for switched-capacitor circuits

A new fast settling low power CMOS gain stage architecture