NDLI: Light-load efficiency increase in high-frequency integrated DC–DC converters by parallel dynamic width controlling

Content Provider	Springer Nature Link
Author	Lorentz, V. R. H. Berberich, S. E. März, M. Bauer, A. J. Ryssel, H. Poure, P. Braun, F.
Copyright Year	2009
Abstract	A significant improvement of the light load conversion efficiency in integrated CMOS DC–DC converters using pulse-width modulation (PWM) at constant switching frequencies above 1 MHz can be obtained by implementing dynamic width controlling (DWC) of the power transistors. The parallel implementation of DWC uses equally sized power cells, each containing the power transistor and its gate driver stages. The power cells are connected together in a parallel arrangement to limit the propagation delays and to avoid the transmission gates used in serial implementations. Due to this, higher switching frequencies can be realized. Advanced simulations were performed with Cadence Spectre combined with Mathematica to investigate the conversion efficiency improvement potential offered by DWC. With DWC, an absolute increase of the light load conversion efficiency as high as 29% can be achieved for switching frequencies in the range 1–10 MHz. Further, a conversion efficiency higher than 80% can be provided over roughly two decades of load current for a DC–DC converter operating at a switching frequency of 10 MHz. Experimental results obtained from a synchronous buck converter designed in a 0.18 μm CMOS technology and switched at 2 MHz in continuous conduction mode (CCM) have demonstrated an improvement of the light-load conversion efficiency of about 25%.
Starting Page	1
Ending Page	8
Page Count	8
File Format	PDF
ISSN	09251030
Journal	Analog Integrated Circuits and Signal Processing
Volume Number	62
Issue Number	1
e-ISSN	15731979
Language	English
Publisher	Springer US
Publisher Date	2009-06-10
Publisher Place	Boston
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Integrated CMOS DC–DC converter Dynamic width controlling Light-load Power conversion efficiency High switching frequency Synchronous rectification Pulse-width modulation Signal, Image and Speech Processing Electrical Engineering Circuits and Systems
Content Type	Text
Resource Type	Article
Subject	Surfaces, Coatings and Films Signal Processing Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Lossless average inductor current sensor for CMOS integrated DC–DC converters operating at high frequencies

A 0.65-0.9-1.2V Supplies 10MHz High Efficiency PWM CMOS Buck DC-DC Converter

A constant-frequency method for improving light-load efficiency in synchronous buck converters

A high-efficiency PWM DC-DC buck converter with a novel DCM control under light-load

An integrated CMOS DC-DC converter for battery-operated systems

Designing a High Frequency 5 KW DC-DC Converter

An automatic load-adaptive switching frequency selection technique for improving the light-load efficiency of a buck converter

An efficient high frequency high power off-line DC-DC converter topology

Ultra high efficiency bidirectional dc-dc converter with multi-frequency pulse width modulation

Light-load efficiency increase in high-frequency integrated DC–DC converters by parallel dynamic width controlling

Similar Documents

Lossless average inductor current sensor for CMOS integrated DC–DC converters operating at high frequencies

A 0.65-0.9-1.2V Supplies 10MHz High Efficiency PWM CMOS Buck DC-DC Converter

A constant-frequency method for improving light-load efficiency in synchronous buck converters

A high-efficiency PWM DC-DC buck converter with a novel DCM control under light-load

An integrated CMOS DC-DC converter for battery-operated systems

Designing a High Frequency 5 KW DC-DC Converter

An automatic load-adaptive switching frequency selection technique for improving the light-load efficiency of a buck converter

An efficient high frequency high power off-line DC-DC converter topology

Ultra high efficiency bidirectional dc-dc converter with multi-frequency pulse width modulation

Light-load efficiency increase in high-frequency integrated DC–DC converters by parallel dynamic width controlling