WebSite Logo
  • Content
  • Similar Resources
  • Metadata
  • Cite This
  • Language
    অসমীয়া বাংলা भोजपुरी डोगरी English ગુજરાતી हिंदी ಕನ್ನಡ
    Khasi कोंकणी मैथिली മലയാളം ꯃꯤꯇꯩ ꯂꯣꯟ मराठी Mizo नेपाली
    ଓଡ଼ିଆ ਪੰਜਾਬੀ संस्कृत ᱥᱟᱱᱛᱟᱲᱤ सिन्धी தமிழ் తెలుగు اردو
  • Log-in
  • Fullscreen
Log-in
Do not have an account? Register Now
Forgot your password? Account recovery
  1. Analog Integrated Circuits and Signal Processing
  2. Analog Integrated Circuits and Signal Processing : Volume 85
  3. Analog Integrated Circuits and Signal Processing : Volume 85, Issue 2, November 2015
  4. Phase-locked loop stability based on stochastic bounds
Loading...

Please wait, while we are loading the content...

Analog Integrated Circuits and Signal Processing : Volume 92
Analog Integrated Circuits and Signal Processing : Volume 91
Analog Integrated Circuits and Signal Processing : Volume 90
Analog Integrated Circuits and Signal Processing : Volume 89
Analog Integrated Circuits and Signal Processing : Volume 88
Analog Integrated Circuits and Signal Processing : Volume 87
Analog Integrated Circuits and Signal Processing : Volume 86
Analog Integrated Circuits and Signal Processing : Volume 85
Analog Integrated Circuits and Signal Processing : Volume 85, Issue 3, December 2015
Analog Integrated Circuits and Signal Processing : Volume 85, Issue 2, November 2015
Introduction to the special issue on “High performance analog circuits and design methodologies”
An improvement of the current–voltage conversion technique in over-current sensing circuit for low-power low dropout linear voltage regulators
Delta–sigma DAC with jitter-shaper-reducing jitter noise
Design of a symmetry-type floating impedance scaling circuits for a fully differential filter
A low-power and low-Gm linear transconductor utilizing control of a threshold voltage
In-pixel time-to-digital converter for 3D TOF cameras with time amplifier
An NTF-enhanced time-based continuous-time sigma-delta modulator
A 7.5 GS/s flash ADC and a 10.24 GS/s time-interleaved ADC for backplane receivers in 65 nm CMOS
A low-jitter third-order self-biased PLL with adaptive fast-locking scheme for SerDes interfaces
Phase-locked loop stability based on stochastic bounds
Divide-by-3 injection-locked frequency dividers using dual-resonance resonator
CMOS transceiver with high input dynamic range and wide modulation-depth for RFID and NFC readers
Second harmonic rejection based on feedback technique in CMOS mixer for multi-band DCR application
Analysis and design of low noise transconductance amplifier for selective receiver front-end
Energy-efficient and area-efficient tri-level floating capacitor switching scheme for SAR ADC
Analog Integrated Circuits and Signal Processing : Volume 85, Issue 1, October 2015
Analog Integrated Circuits and Signal Processing : Volume 84
Analog Integrated Circuits and Signal Processing : Volume 83
Analog Integrated Circuits and Signal Processing : Volume 82
Analog Integrated Circuits and Signal Processing : Volume 81
Analog Integrated Circuits and Signal Processing : Volume 80
Analog Integrated Circuits and Signal Processing : Volume 79
Analog Integrated Circuits and Signal Processing : Volume 78
Analog Integrated Circuits and Signal Processing : Volume 77
Analog Integrated Circuits and Signal Processing : Volume 76
Analog Integrated Circuits and Signal Processing : Volume 75
Analog Integrated Circuits and Signal Processing : Volume 74
Analog Integrated Circuits and Signal Processing : Volume 73
Analog Integrated Circuits and Signal Processing : Volume 72
Analog Integrated Circuits and Signal Processing : Volume 71
Analog Integrated Circuits and Signal Processing : Volume 70
Analog Integrated Circuits and Signal Processing : Volume 69
Analog Integrated Circuits and Signal Processing : Volume 68
Analog Integrated Circuits and Signal Processing : Volume 67
Analog Integrated Circuits and Signal Processing : Volume 66
Analog Integrated Circuits and Signal Processing : Volume 65
Analog Integrated Circuits and Signal Processing : Volume 64
Analog Integrated Circuits and Signal Processing : Volume 63
Analog Integrated Circuits and Signal Processing : Volume 62
Analog Integrated Circuits and Signal Processing : Volume 61
Analog Integrated Circuits and Signal Processing : Volume 60
Analog Integrated Circuits and Signal Processing : Volume 59
Analog Integrated Circuits and Signal Processing : Volume 58
Analog Integrated Circuits and Signal Processing : Volume 57
Analog Integrated Circuits and Signal Processing : Volume 56
Analog Integrated Circuits and Signal Processing : Volume 55
Analog Integrated Circuits and Signal Processing : Volume 54
Analog Integrated Circuits and Signal Processing : Volume 53
Analog Integrated Circuits and Signal Processing : Volume 52
Analog Integrated Circuits and Signal Processing : Volume 51
Analog Integrated Circuits and Signal Processing : Volume 50
Analog Integrated Circuits and Signal Processing : Volume 49
Analog Integrated Circuits and Signal Processing : Volume 48
Analog Integrated Circuits and Signal Processing : Volume 47
Analog Integrated Circuits and Signal Processing : Volume 46
Analog Integrated Circuits and Signal Processing : Volume 45
Analog Integrated Circuits and Signal Processing : Volume 44
Analog Integrated Circuits and Signal Processing : Volume 43
Analog Integrated Circuits and Signal Processing : Volume 42
Analog Integrated Circuits and Signal Processing : Volume 41
Analog Integrated Circuits and Signal Processing : Volume 40
Analog Integrated Circuits and Signal Processing : Volume 39
Analog Integrated Circuits and Signal Processing : Volume 38
Analog Integrated Circuits and Signal Processing : Volume 37
Analog Integrated Circuits and Signal Processing : Volume 36
Analog Integrated Circuits and Signal Processing : Volume 35
Analog Integrated Circuits and Signal Processing : Volume 34
Analog Integrated Circuits and Signal Processing : Volume 33
Analog Integrated Circuits and Signal Processing : Volume 32
Analog Integrated Circuits and Signal Processing : Volume 31
Analog Integrated Circuits and Signal Processing : Volume 30
Analog Integrated Circuits and Signal Processing : Volume 29
Analog Integrated Circuits and Signal Processing : Volume 28
Analog Integrated Circuits and Signal Processing : Volume 27
Analog Integrated Circuits and Signal Processing : Volume 26
Analog Integrated Circuits and Signal Processing : Volume 25
Analog Integrated Circuits and Signal Processing : Volume 24
Analog Integrated Circuits and Signal Processing : Volume 23
Analog Integrated Circuits and Signal Processing : Volume 22
Analog Integrated Circuits and Signal Processing : Volume 21
Analog Integrated Circuits and Signal Processing : Volume 20
Analog Integrated Circuits and Signal Processing : Volume 19
Analog Integrated Circuits and Signal Processing : Volume 18
Analog Integrated Circuits and Signal Processing : Volume 17
Analog Integrated Circuits and Signal Processing : Volume 16
Analog Integrated Circuits and Signal Processing : Volume 15
Analog Integrated Circuits and Signal Processing : Volume 14
Analog Integrated Circuits and Signal Processing : Volume 13
Analog Integrated Circuits and Signal Processing : Volume 12

Similar Documents

...
A single capacitor loop filter phase-locked loop with frequency voltage converter

Article

...
Novel system clock generation from a modulated signal

Article

...
An integrated 10 GHz low-noise phase-locked loop with improved PVT tolerance

Article

...
A PLL based WSN transmitter and I/Q LO signal generator at 430–435 MHz

Article

...
A fast locked and low phase noise all-digital phase locked loop based on model predictive control

Article

...
A low-phase noise injection-locked quadrature voltage-controlled oscillator

Article

...
Current-mode phase-locked loop with constant-Q active inductor CCO and active transformer loop filter

Article

...
A low-power phase-locked loop for UWB applications

Article

...
A Novel Calibration Method for Phase-Locked Loops

Article

Phase-locked loop stability based on stochastic bounds

Content Provider Springer Nature Link
Author Baker, Robert J. A. Leung, Bosco Nielsen, Christopher
Copyright Year 2015
Abstract In this paper we study the stability of a phase-locked loop (PLL) in the presence of noise. We represent the noise as Brownian motion and model the circuit as a nonlinear stochastic differential equation, with the noise lumped at the phase detector input. We show that for the PLL, the theory of asymptotics of singular diffusions can be applied and we use this theory to develop a new figure of merit which we call a stability margin. The stability margin provides easily computable bounds on the acceptable noise levels for which stability is guaranteed. Through simulation, we show that such a sufficient bound provides a realistic prediction for PLL stability.
Starting Page 323
Ending Page 333
Page Count 11
File Format PDF
ISSN 09251030
Journal Analog Integrated Circuits and Signal Processing
Volume Number 85
Issue Number 2
e-ISSN 15731979
Language English
Publisher Springer US
Publisher Date 2015-08-11
Publisher Place New York
Access Restriction One Nation One Subscription (ONOS)
Subject Keyword Phase-locked loops Stability Noise Stochastic differential equations Circuits and Systems Electrical Engineering Signal, Image and Speech Processing
Content Type Text
Resource Type Article
Subject Surfaces, Coatings and Films Signal Processing Hardware and Architecture
  • About
  • Disclaimer
  • Feedback
  • Sponsor
  • Contact
About National Digital Library of India (NDLI)
NDLI logo

National Digital Library of India (NDLI) is a virtual repository of learning resources which is not just a repository with search/browse facilities but provides a host of services for the learner community. It is sponsored and mentored by Ministry of Education, Government of India, through its National Mission on Education through Information and Communication Technology (NMEICT). Filtered and federated searching is employed to facilitate focused searching so that learners can find the right resource with least effort and in minimum time. NDLI provides user group-specific services such as Examination Preparatory for School and College students and job aspirants. Services for Researchers and general learners are also provided. NDLI is designed to hold content of any language and provides interface support for 10 most widely used Indian languages. It is built to provide support for all academic levels including researchers and life-long learners, all disciplines, all popular forms of access devices and differently-abled learners. It is designed to enable people to learn and prepare from best practices from all over the world and to facilitate researchers to perform inter-linked exploration from multiple sources. It is developed, operated and maintained from Indian Institute of Technology Kharagpur.

Learn more about this project from here.

Disclaimer

NDLI is a conglomeration of freely available or institutionally contributed or donated or publisher managed contents. Almost all these contents are hosted and accessed from respective sources. The responsibility for authenticity, relevance, completeness, accuracy, reliability and suitability of these contents rests with the respective organization and NDLI has no responsibility or liability for these. Every effort is made to keep the NDLI portal up and running smoothly unless there are some unavoidable technical issues.

Feedback

Sponsor

Ministry of Education, through its National Mission on Education through Information and Communication Technology (NMEICT), has sponsored and funded the National Digital Library of India (NDLI) project.

Contact National Digital Library of India
Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302
See location in the Map
03222 282435
Mail: support@ndl.gov.in
Sl. Authority Responsibilities Communication Details
1 Ministry of Education (GoI),
Department of Higher Education
Sanctioning Authority https://www.education.gov.in/ict-initiatives
2 Indian Institute of Technology Kharagpur Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project https://www.iitkgp.ac.in
3 National Digital Library of India Office, Indian Institute of Technology Kharagpur The administrative and infrastructural headquarters of the project Dr. B. Sutradhar  bsutra@ndl.gov.in
4 Project PI / Joint PI Principal Investigator and Joint Principal Investigators of the project Dr. B. Sutradhar  bsutra@ndl.gov.in
Prof. Saswat Chakrabarti  will be added soon
5 Website/Portal (Helpdesk) Queries regarding NDLI and its services support@ndl.gov.in
6 Contents and Copyright Issues Queries related to content curation and copyright issues content@ndl.gov.in
7 National Digital Library of India Club (NDLI Club) Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach clubsupport@ndl.gov.in
8 Digital Preservation Centre (DPC) Assistance with digitizing and archiving copyright-free printed books dpc@ndl.gov.in
9 IDR Setup or Support Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops idr@ndl.gov.in
Cite this Content
Loading...