NDLI: A literature review, classification and simple meta-analysis on scheduling of batch processors in semiconductor

Content Provider	Springer Nature Link
Author	Mathirajan, M. Sivakumar, A.I.
Copyright Year	2006
Abstract	In this paper, we present a literature review, classification schemes and a simple meta-analysis for scheduling of batch processors (SBP) research in semiconductor manufacturing (SM). This review is based on a study of journals and web-based documents/articles, which include conference materials, lecture notes in computer science, working papers, etc. There are 98 articles published in various publication outlets between 1986 and October 2004. Based on the literature review carried out and the nature of SBP research observed in SM, we have introduced two classification schemes to systematically organize the published articles. The first classification scheme is based on the problem configurations of SBP research in SM and the second one is based on the solution methodology followed by the researchers. These classification schemes indicate that there is much research scope on SBP research in SM. Furthermore, a simple meta-analysis is carried out to enhance understanding on the development and evolution of SBP research in SM and to identify potential research areas for further research and for improvement. The results show that there is an increasing trend in SBP research in SM. A comprehensive list of references is presented. This study is expected to provide a source of reference for other researchers (or readers), who are interested in SBP research particularly in SM and help stimulate further interest.
Starting Page	990
Ending Page	1001
Page Count	12
File Format	PDF
ISSN	02683768
Journal	The International Journal of Advanced Manufacturing Technology
Volume Number	29
Issue Number	9-10
e-ISSN	14333015
Language	English
Publisher	Springer-Verlag
Publisher Date	2006-01-18
Publisher Place	Berlin, Heidelberg
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Batch processor Classification Meta-analysis Scheduling Semiconductor manufacturing Computer-Aided Engineering (CAD, CAE) and Design Mechanical Engineering Industrial and Production Engineering Production/Logistics
Content Type	Text
Resource Type	Article
Subject	Industrial and Manufacturing Engineering Control and Systems Engineering Mechanical Engineering Computer Science Applications Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Job shop scheduling techniques in semiconductor manufacturing

Minimizing total weighted tardiness on heterogeneous batch processors with incompatible job families

ACO-based multi-objective scheduling of parallel batch processing machines with advanced process control constraints

Discrete lot sizing and scheduling problem under batch processing constraints in the semiconductor manufacturing

Applications of Petri nets in production scheduling: a review

Genetic algorithms for batch sizing and production scheduling

Conjunctive simulated scheduling

Parallel processor scheduling for minimizing total weighted tardiness using ant colony optimization

Sequencing two-stage flowshop with nonidentical job sizes

A literature review, classification and simple meta-analysis on scheduling of batch processors in semiconductor

Similar Documents

Job shop scheduling techniques in semiconductor manufacturing

Minimizing total weighted tardiness on heterogeneous batch processors with incompatible job families

ACO-based multi-objective scheduling of parallel batch processing machines with advanced process control constraints

Discrete lot sizing and scheduling problem under batch processing constraints in the semiconductor manufacturing

Applications of Petri nets in production scheduling: a review

Genetic algorithms for batch sizing and production scheduling

Conjunctive simulated scheduling

Parallel processor scheduling for minimizing total weighted tardiness using ant colony optimization

Sequencing two-stage flowshop with nonidentical job sizes

A literature review, classification and simple meta-analysis on scheduling of batch processors in semiconductor