WebSite Logo
  • Content
  • Similar Resources
  • Metadata
  • Cite This
  • Log-in
  • Fullscreen
Log-in
Do not have an account? Register Now
Forgot your password? Account recovery
  1. Circuits, Systems, and Signal Processing
  2. Circuits, Systems, and Signal Processing : Volume 36
  3. Circuits, Systems, and Signal Processing : Volume 36, Issue 5, May 2017
  4. Adaptive Bit Allocation for 3D Video Coding
Loading...

Please wait, while we are loading the content...

Circuits, Systems, and Signal Processing : Volume 36
Circuits, Systems, and Signal Processing : Volume 36, Issue 7, July 2017
Circuits, Systems, and Signal Processing : Volume 36, Issue 6, June 2017
Circuits, Systems, and Signal Processing : Volume 36, Issue 5, May 2017
CDS Circuit with High-Performance VGA Functionality and Its Design Procedure
A 1-V Current-Reused Wideband Current-Mirror Mixer in 180-nm CMOS with High IIP2
The Investigation and Optimisation of Phase-Induced Amplitude Attenuation in the Injection-Locked Ring Oscillators-Based Receiver
Improved Results on Delay-Dependent $$H_\infty $$ Control for Uncertain Systems with Time-Varying Delays
Finite-Time Synchronization of Coupled Markovian Discontinuous Neural Networks with Mixed Delays
Supplementary Schemes to Enhance the Performance of DWT-RDM-Based Blind Audio Watermarking
Sparse Representations for Single Channel Speech Enhancement Based on Voiced/Unvoiced Classification
Steady-State Analysis of Sparsity-Aware Affine Projection Sign Algorithm for Impulsive Environment
A New Data-Reusing Algorithm Based on Minimum Norm and Minimum Disturbance Principles
Hybrid Approach to Single-Channel Speech Separation Based on Coherent–Incoherent Modulation Filtering
A New Variable Step-Size Affine Projection Sign Algorithm Based on A Posteriori Estimation Error Analysis
Image Retrieval Based on Discrete Fractional Fourier Transform Via Fisher Discriminant
Novel Multiplierless Wideband Comb Compensator with High Compensation Capability
Hardware Implementation and Performance Evaluation of the HEVC Intra-predicted $$4\times 4$$ Blocks Transforms
New Designs for Reduced-Redundancy Transceivers
Adaptive Bit Allocation for 3D Video Coding
A Simple Structure for MASH $$\Sigma \Delta $$ Modulators with Highly Reduced In-Band Quantization Noise
A New Time-Domain Approach for the Design of Variable FIR Filters Using the Spectral Parameter Approximation Technique
Gradient-Based Recursive Identification Methods for Input Nonlinear Equation Error Closed-Loop Systems
Diversity Gain Region of Nakagami-m Faded Z-Channel
Frequency Convolution for Implementing Window Functions in Spectral Analysis
Circuits, Systems, and Signal Processing : Volume 36, Issue 4, April 2017
Circuits, Systems, and Signal Processing : Volume 36, Issue 3, March 2017
Circuits, Systems, and Signal Processing : Volume 36, Issue 2, February 2017
Circuits, Systems, and Signal Processing : Volume 36, Issue 1, January 2017
Circuits, Systems, and Signal Processing : Volume 35
Circuits, Systems, and Signal Processing : Volume 34
Circuits, Systems, and Signal Processing : Volume 33
Circuits, Systems, and Signal Processing : Volume 32
Circuits, Systems, and Signal Processing : Volume 31
Circuits, Systems, and Signal Processing : Volume 30
Circuits, Systems, and Signal Processing : Volume 29
Circuits, Systems, and Signal Processing : Volume 28
Circuits, Systems, and Signal Processing : Volume 27
Circuits, Systems, and Signal Processing : Volume 26
Circuits, Systems, and Signal Processing : Volume 25
Circuits, Systems, and Signal Processing : Volume 24
Circuits, Systems, and Signal Processing : Volume 23
Circuits, Systems, and Signal Processing : Volume 22
Circuits, Systems, and Signal Processing : Volume 21
Circuits, Systems, and Signal Processing : Volume 20
Circuits, Systems, and Signal Processing : Volume 19
Circuits, Systems, and Signal Processing : Volume 18
Circuits, Systems, and Signal Processing : Volume 17
Circuits, Systems, and Signal Processing : Volume 16

Similar Documents

...
A Rate–Distortion Optimized Error-Resilient Algorithm for Multi-view Video Coding

Article

...
Joint Bit Allocation and Rate Control for Coding Multi-View Video Plus Depth Based 3D Video

Article

...
Fast Depth Video Coding Method Using Adaptive Edge Classification

Article

...
3D Color Set Partitioning in Hierarchical Trees

Article

...
Fast Mode Decision for Multiview Video Coding Based on Just Noticeable Distortion Profile

Article

...
Multi-View Video Coding Based on Vector Estimation and Weighted Disparity Interpolation

Article

...
Adaptive Control with Guaranteed Contraction Rate for Systems with Actuator Saturation

Article

...
Nonlocally Adaptive Pattern Classification Based Compressed Sensing for Video Recovery

Article

...
Bit Allocation and Rate Control for Stereoscopic Video Coding

Article

Adaptive Bit Allocation for 3D Video Coding

Content Provider Springer Nature Link
Author Yang, Chao An, Ping Shen, Liquan Liu, Deyang
Copyright Year 2016
Abstract In the multi-view video plus depth 3D video coding, texture image and depth map are coded jointly. The texture image is utilized for displaying and synthesizing the virtual view as reference image. The depth map provides the scene geometry information and is utilized to synthesize the virtual view at the terminal through Depth-Image Based Rendering technique. The distortion of the compressed texture image and depth map will be propagated to the synthesized virtual view. Besides the coding efficiency of texture image and depth map, bit allocation between texture image and depth map also has a great effect on the synthesized virtual view quality. Several methods are proposed for bit allocation between texture image and depth map, but most of them attempt to allocate a fixed target bitrate based on virtual view distortion model to achieve optimal synthesized virtual view quality, and the modeling process brings extra complexity. In practical application, the video sequence has different contents and fixed bit ratio cannot achieve optimal performance. In this paper, we propose an adaptive bit allocation algorithm for 3D video coding. First, we present a model to estimate the synthesized virtual view distortion, and then adjust the bit ratio between adjacent views and between texture image and depth map at Group of Picture level based on the virtual view quality fluctuation. We adjust the bit ratio to achieve the optimal virtual view quality for different video contents. Experimental results demonstrate that the proposed algorithm can optimally allocate bits to achieve optimal virtual view quality under different target bitrates and for different video contents, and the computational complexity of the proposed algorithm is extremely low.
Starting Page 2102
Ending Page 2124
Page Count 23
File Format PDF
ISSN 0278081X
Journal Circuits, Systems, and Signal Processing
Volume Number 36
Issue Number 5
e-ISSN 15315878
Language English
Publisher Springer US
Publisher Date 2016-09-02
Publisher Place New York
Access Restriction One Nation One Subscription (ONOS)
Subject Keyword 3D video coding Bit allocation Rate control Virtual view distortion Circuits and Systems Electrical Engineering Signal,Image and Speech Processing Electronics and Microelectronics, Instrumentation
Content Type Text
Resource Type Article
Subject Applied Mathematics Signal Processing
  • About
  • Disclaimer
  • Feedback
  • Sponsor
  • Contact
  • Chat with Us
About National Digital Library of India (NDLI)
NDLI logo

National Digital Library of India (NDLI) is a virtual repository of learning resources which is not just a repository with search/browse facilities but provides a host of services for the learner community. It is sponsored and mentored by Ministry of Education, Government of India, through its National Mission on Education through Information and Communication Technology (NMEICT). Filtered and federated searching is employed to facilitate focused searching so that learners can find the right resource with least effort and in minimum time. NDLI provides user group-specific services such as Examination Preparatory for School and College students and job aspirants. Services for Researchers and general learners are also provided. NDLI is designed to hold content of any language and provides interface support for 10 most widely used Indian languages. It is built to provide support for all academic levels including researchers and life-long learners, all disciplines, all popular forms of access devices and differently-abled learners. It is designed to enable people to learn and prepare from best practices from all over the world and to facilitate researchers to perform inter-linked exploration from multiple sources. It is developed, operated and maintained from Indian Institute of Technology Kharagpur.

Learn more about this project from here.

Disclaimer

NDLI is a conglomeration of freely available or institutionally contributed or donated or publisher managed contents. Almost all these contents are hosted and accessed from respective sources. The responsibility for authenticity, relevance, completeness, accuracy, reliability and suitability of these contents rests with the respective organization and NDLI has no responsibility or liability for these. Every effort is made to keep the NDLI portal up and running smoothly unless there are some unavoidable technical issues.

Feedback

Sponsor

Ministry of Education, through its National Mission on Education through Information and Communication Technology (NMEICT), has sponsored and funded the National Digital Library of India (NDLI) project.

Contact National Digital Library of India
Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302
See location in the Map
03222 282435
Mail: support@ndl.gov.in
Sl. Authority Responsibilities Communication Details
1 Ministry of Education (GoI),
Department of Higher Education
Sanctioning Authority https://www.education.gov.in/ict-initiatives
2 Indian Institute of Technology Kharagpur Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project https://www.iitkgp.ac.in
3 National Digital Library of India Office, Indian Institute of Technology Kharagpur The administrative and infrastructural headquarters of the project Dr. B. Sutradhar  bsutra@ndl.gov.in
4 Project PI / Joint PI Principal Investigator and Joint Principal Investigators of the project Dr. B. Sutradhar  bsutra@ndl.gov.in
Prof. Saswat Chakrabarti  will be added soon
5 Website/Portal (Helpdesk) Queries regarding NDLI and its services support@ndl.gov.in
6 Contents and Copyright Issues Queries related to content curation and copyright issues content@ndl.gov.in
7 National Digital Library of India Club (NDLI Club) Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach clubsupport@ndl.gov.in
8 Digital Preservation Centre (DPC) Assistance with digitizing and archiving copyright-free printed books dpc@ndl.gov.in
9 IDR Setup or Support Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops idr@ndl.gov.in
I will try my best to help you...
Cite this Content
Loading...