Loading...
Please wait, while we are loading the content...
Similar Documents
Area , Power , and Latency Considerations of STT-MRAM to Substitute for Main Memory
| Content Provider | Semantic Scholar |
|---|---|
| Author | Jin, Youngbin Shihab, Mustafa Jung, Myoungsoo |
| Copyright Year | 2014 |
| Abstract | STT-MRAM is one of the most promising non-volatile memory technologies with the potential of becoming a universal memory. However, because of its area, power and latency limitations, STT-MRAM is facing critical bottlenecks in substituting DRAM for main memory. Compared to modern DRAM technology, STT-MRAMs cell area and write power consumption are about four times larger and higher, respectively. In this paper, we study diverse device-level parameters of STT-MRAM to make the storage capacity of STT-MRAM comparable to DRAM with better performance as well as power consumption behavior. We then present analytic models to finely tune the thermal stability factor, which is related to STT-MRAM’s magnetic tunnel junction (MTJ) and the corresponding transistor, and address the challenges that storage-class STT-MRAM faces in replacing DRAM as a working memory. Our preliminary evaluation results show that, our early-stage optimized STT-MRAM can offer shorter latency and lower power consumption than a baseline DRAM by on average 18.4% and 66.2%, respectively. |
| File Format | PDF HTM / HTML |
| Alternate Webpage(s) | http://www.cs.utah.edu/thememoryforum/mustafa.pdf |
| Alternate Webpage(s) | http://camelab.org/uploads/Main/Area%20Power%20and%20Latency%20Considerations%20of%20STT-MRAM%20to%20Substitute%20for%20Main%20Memory.pdf |
| Alternate Webpage(s) | http://www.cs.utah.edu/thememoryforum/jin.pdf |
| Language | English |
| Access Restriction | Open |
| Content Type | Text |
| Resource Type | Article |
