Loading...
Please wait, while we are loading the content...
Similar Documents
Methodologies for high-speed and low-power VLSI design
| Content Provider | Semantic Scholar |
|---|---|
| Author | Gunthakalla, Revathi |
| Copyright Year | 2018 |
| Abstract | High-Speed and Low-power are the major challenges for today’s electronics industries. Power dissipation is an important consideration in terms of Speed/Performance and space for VLSI Chip design. Power management techniques are generally used to designing low power circuits and systems. This thesis presents the various VLSI Design Methodologies for high Speed and Low power management techniques that can meet future challenges to designs low power high speed/performance circuits, algorithm level design. It also describes the many issues regarding circuits design at architectural, logic and device levels and presents various techniques to overcome difficulties. |
| Starting Page | 1 |
| Ending Page | 5 |
| Page Count | 5 |
| File Format | PDF HTM / HTML |
| Volume Number | 3 |
| Alternate Webpage(s) | https://www.ijarnd.com/manuscripts/v3i5/V3I5-1137.pdf |
| Language | English |
| Access Restriction | Open |
| Content Type | Text |
| Resource Type | Article |
