NDLI: Diseño e implementación de un circuito electrónico en FPGA para la optimización de la detección de eventos en el experimento de física de partículas NEXT (Neutrino Experiment with a Xenon TPC)

Please wait, while we are loading the content...

Diseño e implementación de un circuito electrónico en FPGA para la optimización de la detección de eventos en el experimento de física de partículas NEXT (Neutrino Experiment with a Xenon TPC)

Content Provider	Semantic Scholar
Author	Ferrer, Guillermo
Copyright Year	2018
Abstract	The NEXT experiment pretends, through studying the double beta decay of xenon on a TCP camera, to demonstrate that the neutrino is its own antiparticle. To do this, is necessary to measure the energy of the double beta decays occurring in the chamber. However, there are a large number of other events occurring in the chamber, so is necessary to discriminate the events occurring in the chamber. The trigger system is the responsible for discriminating which events have an energy of interest, therefore, the efficiency of this system affects the capacity of the system to acquire data. This work proposes the implementation of a digital shaper in the trigger system. The shaper will allow a greater discrimination of events, improving the effectiveness of the trigger. To implement the shaper a computer model of the trigger will be developed, this model will process the data acquired by the experiment and will be able to discriminate invalid events in order to quantify the effects of the shaper, this will allow to obtain the parameters of the shaper that maximize the ratio between valid and invalid events. With these parameters defined the shaper will be implemented in the trigger system of the experiment, to finally evaluate the efficacy and viability of the shaper analysing the real data collected from the NEXT-NEW detector located under the mountains in Canfranc.
File Format	PDF HTM / HTML
Alternate Webpage(s)	https://riunet.upv.es/bitstream/handle/10251/110279/44891859E_TFM_15367785200344711726421830040814.pdf?isAllowed=y&sequence=2
Language	English
Access Restriction	Open
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in