NDLI: Code Compaction and Parallelization for VLIW/DSP Chip Architectures

Please wait, while we are loading the content...

Code Compaction and Parallelization for VLIW/DSP Chip Architectures

Content Provider	Semantic Scholar
Author	Petrov, Tsvetomir P.
Copyright Year	1999
Abstract	The Master of Engineering Thesis presented in this paper implements an assembly code optimizer for Discrete Signal Processing (DSP) or Very Long Instruction Word (VLIW) processors. The work is re-targetable and takes as input minimal generalized chip and assembly language syntax description and unoptimized assembly code and produces optimized assembly code, based on the chip description. The code is not modified, but only re-arranged to take advantage of DSP/VLIW architecture parallelism. Restrictions are placed to make the problem more tractable and optimality is sought using linear programming and other techniques to decrease the size of the search space and thus performance close to that of native compilers is achieved, while maintaining retargetability. This document discusses motivation, design choices, implementation details and algorithms, performance, and possible extensions and applications. Thesis Supervisor: Saman P. Amarasinghe Title: Assistant Professor, MIT Laboratory for Computer Science
File Format	PDF HTM / HTML
Alternate Webpage(s)	http://groups.csail.mit.edu/commit/papers/99/Petrov-MEng.pdf
Alternate Webpage(s)	http://cag.lcs.mit.edu/commit/papers/99/Petrov-MEng.ps
Alternate Webpage(s)	http://cag.lcs.mit.edu/commit/papers/99/Petrov-MEng.pdf
Alternate Webpage(s)	http://www.cag.lcs.mit.edu/commit/papers/1999/Petrov-MEng.pdf
Alternate Webpage(s)	https://dspace.mit.edu/bitstream/handle/1721.1/80111/43556637-MIT.pdf?sequence=2
Alternate Webpage(s)	http://groups.csail.mit.edu/commit/papers/1999/Petrov-MEng.pdf
Alternate Webpage(s)	http://dspace.mit.edu/bitstream/handle/1721.1/80111/43556637-MIT.pdf?sequence=2
Language	English
Access Restriction	Open
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in