Loading...
Please wait, while we are loading the content...
Similar Documents
The Regularized FPGA Development Platform Verification Flow for Wireless Mobile SoC
| Content Provider | Semantic Scholar |
|---|---|
| Author | Kwon, Hyunil Kim, Joo-Kwang Bae, Sangmin Kim, Keunwoo Lee, Chungyong |
| Copyright Year | 2008 |
| Abstract | In the development and commercialization phase of information technology products implemented as a system on a chip (SoC), field-programmable gate array (FPGA) based platform has been widely used as the logic function test methodology for basic or advanced features and mobile station emulator. In this situation, to define the uniform verification approach on FPGA development platform, we introduce a regularized verification flow. To evaluate its availability, we consider 3rd generation partnership project (3GPP)-series Release 7 high speed packet access (HSPA) specifications. Finally along with this regularized verification flow, we have fully evaluated our implemented physical/higher layer of HSPA. |
| Starting Page | 1097 |
| Ending Page | 1100 |
| Page Count | 4 |
| File Format | PDF HTM / HTML |
| Alternate Webpage(s) | http://www.ieice.org/proceedings/ITC-CSCC2008/pdf/p1097_P1-24.pdf |
| Language | English |
| Access Restriction | Open |
| Content Type | Text |
| Resource Type | Article |