NDLI: An Asynchronous Interface with Robust Control for Globally-Asynchronous Locally-Synchronous Systems

Content Provider	Scientific Electronic Library Online (SciELO)
Author	Oliveira, Duarte Lopes de Lussari, Eduardo Sato, Sandro Shoiti Faria, Lester de Abreu
Abstract	ABSTRACT: Contemporary digital systems must necessarily be based on the "System-on-Chip" (SoC) concept. Especially in relation to the aerospace industry, these systems must overcome some additional engineering challenges concerning reliability, safety and low power. An interesting style for aerospace SoC design is the GALS (Globally Asynchronous, Locally Synchronous) paradigm, which can be used for Very Large Scale Integration - Deep-Sub-Micron (VLSI_DSM) design. Currently, the major drawback in the design of a GALS system is the asynchronous interface (asynchronous wrapper - AW) when being implemented in VLSI_DSM. There is a typical AW design style based on asynchronous controllers that provides communication between modules (called ports), but the port controllers are generally subjected to essential hazard, what decreases the reliability and safety of the full system. Concerning to this main drawback, this paper proposes an AW with robust port controller that shows to be free of essential hazard, besides allowing full autonomy for the locally synchronous modules, creating fault tolerant systems as much as possible. It follows the Delay Insensitive (DI) model interacting with the environment in the Generalized Fundamental Mode (GFM) without the need to insert any delay elements. Additional delay elements, although proposed by some previous work found in literature, are not desirable in aerospace applications. The proposed interface allows working on Ib/Ob mode, showing the DI model is more robust than the QDI model and, therefore, it does not need to meet isochronic fork requirements nor timing analysis. Once an interface presenting similar properties was not found in literature, the proposed architecture proved to have great potential of implementation in practical VLSI_DSM designs, including the aerospace ones, once it overcomes the main engineering challenges of this kind of industry.
Related Links	http://www.scielo.br/scielo.php?script=sci_abstract&pid=S2175-91462013000100091&lng=en&nrm=iso http://www.scielo.br/scielo.php?script=sci_arttext&pid=S2175-91462013000100091&lng=en&nrm=iso
Starting Page	91
Ending Page	102
Page Count	12
File Format	PDF
ISSN	21759146
DOI	10.5028/jatm.v5i1.191
Journal	Journal of Aerospace Technology and Management
Issue Number	1
Volume Number	5
Language	English
Publisher Date	2013-03-01
Publisher Department	Departamento de Ciência e Tecnologia Aeroespacial
Access Restriction	Open
Subject Keyword	Aerospace systems Reliability Low power Asynchronous controllers GALS
Content Type	Text
Resource Type	Article
Subject	Aerospace Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Synchronous-Logic and Globally-Asynchronous-Locally-Synchronous (GALS) Acoustic Digital Signal Processors

Concurrency in synchronous systems

Design of an Innovative GALS (Globally Asynchronous Locally Synchronous), Non-Volatile Integrated Circuit for Space Applications fr Conception de Circuit Intégré Innovant GALS (Globally Asynchronous Locally Synchronous) Non-Volatile pour Application Spatiale

Concurrency in synchronous systems

GRL: A Specification Language for Globally Asynchronous Locally Synchronous Systems (Syntax and Formal Semantics)

Asynchronous-Channels Within Petri Net-Based GALS Distributed Embedded Systems Modeling

GRL: A Specification Language for Globally Asynchronous Locally Synchronous Systems (Syntax and Formal Semantics)

Low-Power, High-Speed Transceivers for Network-on-Chip Communication

Petri Net Based Specification and Verification of Globally-Asynchronous-Locally-Synchronous System

An Asynchronous Interface with Robust Control for Globally-Asynchronous Locally-Synchronous Systems

Similar Documents

Synchronous-Logic and Globally-Asynchronous-Locally-Synchronous (GALS) Acoustic Digital Signal Processors

Concurrency in synchronous systems

Design of an Innovative GALS (Globally Asynchronous Locally Synchronous), Non-Volatile Integrated Circuit for Space Applications fr Conception de Circuit Intégré Innovant GALS (Globally Asynchronous Locally Synchronous) Non-Volatile pour Application Spatiale

Concurrency in synchronous systems

GRL: A Specification Language for Globally Asynchronous Locally Synchronous Systems (Syntax and Formal Semantics)

Asynchronous-Channels Within Petri Net-Based GALS Distributed Embedded Systems Modeling

GRL: A Specification Language for Globally Asynchronous Locally Synchronous Systems (Syntax and Formal Semantics)

Low-Power, High-Speed Transceivers for Network-on-Chip Communication

Petri Net Based Specification and Verification of Globally-Asynchronous-Locally-Synchronous System

An Asynchronous Interface with Robust Control for Globally-Asynchronous Locally-Synchronous Systems