NDLI: Stability analysis and performance evaluation of a single-phase phase-locked loop algorithm using a non-autonomous adaptive filter

Content Provider	IET Digital Library
Author	Bacon, Vinícius Dario Silva, Sérgio Augusto Oliveira Da Campanhol, Leonardo Bruno Garcia Angélico, Bruno Augusto
Abstract	This study proposes a phase-locked loop (PLL) algorithm employed for phase-angle detection of single-phase utility grid voltage. A detailed stability analysis is performed, as well as its performance is evaluated under several power quality problems. The proposed PLL structure is based on the instantaneous active power theory for three-phase power systems (pPLL), which is investigated into the fictitious two-phase stationary reference frame (αβ-pPLL). A non-autonomous adaptive filter (AF) operates in conjunction with the PLL, and its main function is to extract the fundamental component of the utility grid voltage allowing the rejection of voltage harmonics. The stability analysis of the proposed AF-αβ-pPLL scheme is carried out in order to provide adequate tuning procedures for choosing the parameters used in the proposed algorithm. In addition, the dynamic response and robustness of the AF-αβ-pPLL algorithm are evaluated by means of simulation and experimental tests, under utility grid disturbances, such as voltage harmonics, voltage sag, phase jumps and frequency variations. To emphasise the effectiveness of the algorithm, a comparative analysis with three other single-phase PLL schemes is carried out, such as the conventional power-based PLL (pPLL), the two-phase stationary reference frame pPLL (αβ-pPLL) and the well-known enhanced PLL (EPLL).
Starting Page	2081
Ending Page	2092
Page Count	12
ISSN	17554535
Volume Number	7
e-ISSN	17554543
Issue Number	Issue 8, Aug (2014)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-pel/7/8
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-pel.2013.0728
Journal	IET Power Electronics
Publisher Date	2014-04-30
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Adaptive Filter AF-Î±Î²-pPLL Scheme Comparative Analysis Flctitious Two-phase Stationary Reference Frame Frequency Variations Harmonics Instantaneous Active Power Theory Non-autonomous Adaptive Filter Performance Evaluation Phase Jumps Phase Locked Loop Phase-angle Detection Power Quality Problem Power Supply Quality Power System Control Power System Harmonics Power System Stability Power-based PLL Single-phase Phase-locked Loop Algorithm Single-phase Utility Grid Voltage Stability Analysis Tuning Procedures Two-phase Stationary Reference Frame Voltage Harmonics Rejection Voltage Sag
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Performance improvement of a three-phase phase-locked-loop algorithm under utility voltage disturbances using non-autonomous adaptive filters

Synchronous reference frame single-phase phase-locked loop (PLL) algorithm based on half-cycle DFT

Adaptive quadrant filter based phase locked loop system

Synchronous reference frame based control technique for shunt hybrid active power filter under non-ideal voltage

A novel PLL system based on adaptive resonant filter

Phase-locked loop topology based on a synchronous reference frame and sliding mode approach for DVR applications

Gain compensation approach for low-voltage ride-through and dynamic performance improvement of three-phase type-3 PLL

A single-phase PLL algorithm with disturbances immunity

Pre-filter phase-locked loop: principles and effects with inter-harmonic perturbation

Stability analysis and performance evaluation of a single-phase phase-locked loop algorithm using a non-autonomous adaptive filter

Similar Documents

Performance improvement of a three-phase phase-locked-loop algorithm under utility voltage disturbances using non-autonomous adaptive filters

Synchronous reference frame single-phase phase-locked loop (PLL) algorithm based on half-cycle DFT

Adaptive quadrant filter based phase locked loop system

Synchronous reference frame based control technique for shunt hybrid active power filter under non-ideal voltage

A novel PLL system based on adaptive resonant filter

Phase-locked loop topology based on a synchronous reference frame and sliding mode approach for DVR applications

Gain compensation approach for low-voltage ride-through and dynamic performance improvement of three-phase type-3 PLL

A single-phase PLL algorithm with disturbances immunity

Pre-filter phase-locked loop: principles and effects with inter-harmonic perturbation

Stability analysis and performance evaluation of a single-phase phase-locked loop algorithm using a non-autonomous adaptive filter