NDLI: Design challenges for a new mostly digital VCO-based delta-sigma modulator

Content Provider	IET Digital Library
Author	Jamshidi, Paria Nejad, Mohammad Maymandi
Abstract	This study presents an architecture and study of closed-loop continuous time delta-sigma modulation utilising only voltage-controlled oscillators (VCOs) and digital elements. It incorporates a VCO-based integrator in which the offset due to the carrier frequency ( f c ) is digitally subtracted. Unlike some prior structures, an extra VCO for reference signal generation is not necessary which can lead to a reduction in power consumption, area and noise. In addition, in comparison to a recently reported structure, the VCO is placed inside the feedback loop, so the input signal swing of the VCO is decreased and the linearity is improved. However, the proposed structure suffers from two noise folding effects at low frequencies which degrade the dynamic range of the modulator. These two noise folding effects will be analysed and it will be shown that these problems can be tackled by the right choice of f c and appropriate design. Behavioural simulations are done for the proposed structure to confirm the structure's performance.
Starting Page	259
Ending Page	265
Page Count	7
ISSN	1751858X
Volume Number	13
e-ISSN	17518598
Issue Number	Issue 2, Mar (2019)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-cds/13/2
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-cds.2018.5312
Journal	IET Circuits, Devices & Systems
Publisher Date	2018-11-13
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	A/D And D/A Convertor Closed Loop System Closed-loop Continuous Time Delta-sigma Modulation Delta-sigma Modulation Digital Element Digital VCO-based Delta-sigma Modulator Electrical/electronic Equipment Energy Utilisation Feedback Loop Input Signal Swing Low Power Electronics Noise Folding Effect Oscillator Power Consumption Reduction Reference Signal Generation VCO-based Integrator Voltage-controlled Oscillator
Content Type	Text
Resource Type	Article
Subject	Control and Systems Engineering Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

VCO-based ADC with a simplified DAC for non-linearity correction

True high-order VCO-based ADC

Digital bilinear feedback for low-power double-sampling sigma–delta modulators

Hardware-efficient multi-channel digital sigma-delta modulator

Charge pump- and VCO-based second-order delta-sigma ADC

Fully-VCO-based 0-2 MASH CT ΔΣ ADC

Double-sampled ΔΣ modulator with 1.5-bit FIR feedback DAC for reduced noise folding and increased power efficiency

Digital excess loop delay compensation for high speed delta–sigma modulators

Extending minimum sequence length invariantly to constant input for MASH 1-1-1 digital delta–sigma modulator

Design challenges for a new mostly digital VCO-based delta-sigma modulator

Similar Documents

VCO-based ADC with a simplified DAC for non-linearity correction

True high-order VCO-based ADC

Digital bilinear feedback for low-power double-sampling sigma–delta modulators

Hardware-efficient multi-channel digital sigma-delta modulator

Charge pump- and VCO-based second-order delta-sigma ADC

Fully-VCO-based 0-2 MASH CT ΔΣ ADC

Double-sampled ΔΣ modulator with 1.5-bit FIR feedback DAC for reduced noise folding and increased power efficiency

Digital excess loop delay compensation for high speed delta–sigma modulators

Extending minimum sequence length invariantly to constant input for MASH 1-1-1 digital delta–sigma modulator

Design challenges for a new mostly digital VCO-based delta-sigma modulator