NDLI: Low-precision DSP-based floating-point multiply-add fused for Field Programmable Gate Arrays

Please wait, while we are loading the content...

Low-precision DSP-based floating-point multiply-add fused for Field Programmable Gate Arrays

Content Provider	IET Digital Library
Author	Amaricai, Alexandru Boncalo, Oana Gavriliu, Constantina Elena
Abstract	Floating-point (FP) multiply-add fused (F 1*F 2 ± F 3) and multiply-accumulate represent the most common arithmetic operation in a wide range of applications, such as graphic processing, multimedia or FP digital signal processing (DSP). This study proposes FP multiply-add fused units for low-precision formats (IEEE 16-bit half precision or the 32-bit single precision) which rely on modern Field Programmable Gate Array (FPGA) features such as the available integer multiply-accumulate-based support built-in the FPGA DSP blocks. These are employed as building-blocks within the mantissa data-path processing for the multiplication and the add/subtract operations. In order to use the DSP block for these operations, the alignment right shifts are performed before the multiply-add stage: a right shift on the addend, and, a right shift for one of the multiplicands. This results in efficient DSP usage; thus both cost savings and higher performance (high working frequencies and low latencies) are obtained for the multiply-add fused operation.
Starting Page	187
Ending Page	197
Page Count	11
ISSN	17518601
Volume Number	8
e-ISSN	1751861X
Issue Number	Issue 4, Jul (2014)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-cdt/8/4
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-cdt.2013.0128
Journal	IET Computers & Digital Techniques
Publisher Date	2014-05-15
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Digital Arithmetic Method DSP Blocks Field Programmable Gate Array Floating Point Arithmetic FP Multiply-add Fused Units Logic And Switching Circuit Logic Circuit Low-precision DSP-based Floating-point Multiply-add Fused Low-precision Formats Mantissa Data-path Processing Multiply-add Fused Operation Multiply-add Stage Multiplying Circuit
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Architecture Exploration of High-Performance Floating-Point Fused Multiply-Add Units and their Automatic Use in High-Level Synthesis

Area- and power-efficient iterative single/double-precision merged floating-point multiplier on FPGA

Floating-point multiply-add-fused with reduced latency

Analysis of effects of using exponent adders in IEEE-754 multiplier by VHDL

The Coarse-Grained / Fine-Grained Logic Interface in FPGAs with Embedded Floating-Point Arithmetic Units

Design of a Quadruple Precision Floating-Point Fused Multiply-Add Unit Based on 4-Way SIMD Device

Multi‐precision binary multiplier architecture for multi‐precision floating‐point multiplication

Implementation of Custom Precision Floating Point Arithmetic on FPGAs

Improved fused floating point add-subtract and multiply-add unit for FFT implementation

Low-precision DSP-based floating-point multiply-add fused for Field Programmable Gate Arrays

Similar Documents

Architecture Exploration of High-Performance Floating-Point Fused Multiply-Add Units and their Automatic Use in High-Level Synthesis

Area- and power-efficient iterative single/double-precision merged floating-point multiplier on FPGA

Floating-point multiply-add-fused with reduced latency

Analysis of effects of using exponent adders in IEEE-754 multiplier by VHDL

The Coarse-Grained / Fine-Grained Logic Interface in FPGAs with Embedded Floating-Point Arithmetic Units

Design of a Quadruple Precision Floating-Point Fused Multiply-Add Unit Based on 4-Way SIMD Device

Multi‐precision binary multiplier architecture for multi‐precision floating‐point multiplication

Implementation of Custom Precision Floating Point Arithmetic on FPGAs

Improved fused floating point add-subtract and multiply-add unit for FFT implementation

Low-precision DSP-based floating-point multiply-add fused for Field Programmable Gate Arrays