NDLI: An Encoder with Speed over 40Gbps for RC LDPC Codes with Rates Up to 0.96

Content Provider	IET Digital Library
Author	He, Zhiyong Zhao, Qiang Xu, Hushan Cui, Wenjuan Luo, Yuxi
Abstract	We propose a class of Rate-compatible (RC) Low-density parity-check (LDPC) codes with a very wide range of code rates. To widen the range of rates, we have developed an optimal transmission scheme to push the upper bound of code rates to 0.96. Characterized by a parity check matrix in a dual-diagonal form, the proposed RC LDPC code can be encoded in linear time. Constructed from shifted identity sub-matrices, the proposed codes are particularly well-suited for the high-speed implementation of parallel encoders. Furthermore, the encoder can be implemented efficiently with several left circular shifters and XOR gates. To maximize the encoding speed, we have proposed a q-parallel encoder architecture, where q is the size of each sub-matrix. The implementation results into Field programmable gate array (FPGA) devices indicate that a 72-parallel encoder for the proposed RC LDPC code with a code rate from 0.5 to 0.96 is capable of reaching a speed of 42 Gigabits per second (Gbps) using a clock frequency of 300MHz.
Starting Page	921
Ending Page	927
Page Count	7
ISSN	10224653
Volume Number	25
e-ISSN	20755597
Issue Number	Issue 5, Sep (2016)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/cje/25/5
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/cje.2016.06.039
Journal	Chinese Journal of Electronics
Publisher Date	2016-09-01
Access Restriction	Open
Rights Holder	© Chinese Institute of Electronics
Subject Keyword	Algebra Code Dual Diagonal Form Encoding Speed Field Programmable Gate Array FPGA Left Circular Shifters Logic And Switching Circuit Logic Circuit Low Density Parity Check Matrix Algebra Optimal Transmission Scheme Parity Check Code Parity Check Matrix Q-parallel Encoder Architecture Rate Compatible RC RC LDPC Code Shifted Identity SubMatrix XOR Gate
Content Type	Text
Resource Type	Article
Subject	Applied Mathematics Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Efficient Multi-rate Encoder of QC-LDPC Codes Based on FPGA for WIMAX Standard

Memory-efficient quasi-cyclic spatially coupled low-density parity-check and repeat-accumulate codes

Rate-compatible QC-LDPC codes based on PEXIT

Low-complexity encoder for LDPC codes in space applications

Efficient encoding of QC-LDPC codes based on rotate-left-accumulator circuits

Parallel-in encoding of quasi-cyclic low-density parity-check codes

A Novel Construction Approach of Irregular LDPC Codes Based on QC Structure and Zigzag Pattern

Construction of girth-eight quasi-cyclic low-density parity-check codes with low encoding complexity

Efficient encoding of QC-LDPC codes with multiple-diagonal parity-check structure

An Encoder with Speed over 40Gbps for RC LDPC Codes with Rates Up to 0.96

Similar Documents

Efficient Multi-rate Encoder of QC-LDPC Codes Based on FPGA for WIMAX Standard

Memory-efficient quasi-cyclic spatially coupled low-density parity-check and repeat-accumulate codes

Rate-compatible QC-LDPC codes based on PEXIT

Low-complexity encoder for LDPC codes in space applications

Efficient encoding of QC-LDPC codes based on rotate-left-accumulator circuits

Parallel-in encoding of quasi-cyclic low-density parity-check codes

A Novel Construction Approach of Irregular LDPC Codes Based on QC Structure and Zigzag Pattern

Construction of girth-eight quasi-cyclic low-density parity-check codes with low encoding complexity

Efficient encoding of QC-LDPC codes with multiple-diagonal parity-check structure

An Encoder with Speed over 40Gbps for RC LDPC Codes with Rates Up to 0.96