NDLI: Optimal Design of Rectification Circuit in Electronic Circuit Fault Self-repair Based on EHW and RBT

Content Provider	IET Digital Library
Author	Zhang, Junbin Cai, Jinyan Meng, Yafeng
Abstract	Reliability of traditional electronic circuit is improved mainly by redundant fault-tolerant technology with large hardware resource consumption and limited fault self-repair capability. In complicated environment, electronic circuit faults appear easily. If on-site immediate repair is not implemented, normal running of electronic system will be directly affected. In order to solve these problems, Evolvable hardware (EHW) technology is widely used. The conventional EHW has some bottlenecks. The optimal design of Rectification circuit (RTC) is further researched on the basis of the previously proposed fault self-repair based on EHW and Reparation balance technology (RBT). Fault sets are selected by fault danger degree and fault coverage rate. The optimal designed RTC can completely repair faults in the fault set. Simulation results prove that it has higher self-repair capability and less hardware resource.
Starting Page	93
Ending Page	101
Page Count	9
ISSN	10224653
Volume Number	27
e-ISSN	20755597
Issue Number	Issue 1, Jan (2018)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/cje/27/1
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/cje.2017.09.009
Journal	Chinese Journal of Electronics
Publisher Date	2018-01-01
Access Restriction	Open
Rights Holder	© Chinese Institute of Electronics
Subject Keyword	Circuit Reliability EHW Electronic Circuit Fault Self-repair Electronic Circuit Reliability Electronic System Evolvable Hardware Technology Fault Coverage Rate Fault Danger Degree Fault Diagnosis Fault Sets Hardware Resource Consumption On-site Immediate Repair Power Electronics Power Supply RBT Rectification Circuit Optimal Design Rectifying Circuit Redundant Fault-tolerant Technology Reliability Reparation Balance Technology RTC Supervisory Circuit
Content Type	Text
Resource Type	Article
Subject	Applied Mathematics Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Fault-tolerant sensor systems using evolvable hardware

Fault-tolerant structure for cascaded H-bridge multilevel inverter and reliability evaluation

Fault-tolerant evolvable hardware using field-programmable transistor arrays

Fault-tolerant design and analysis of QCA-based circuits

Design and DCVS implementation of a self-checking bus-monitor unit for highly reliable fault-tolerant system configurations

On the practicality of using intrinsic reconfiguration for fault recovery

Development of fault-tolerant MLI topology

Reduced number of auxiliary H-bridge power cells for post-fault operation of three phase cascaded H-bridge inverter

Reliability and energy sharing analysis of a fault-tolerant multilevel inverter topology

Optimal Design of Rectification Circuit in Electronic Circuit Fault Self-repair Based on EHW and RBT

Similar Documents

Fault-tolerant sensor systems using evolvable hardware

Fault-tolerant structure for cascaded H-bridge multilevel inverter and reliability evaluation

Fault-tolerant evolvable hardware using field-programmable transistor arrays

Fault-tolerant design and analysis of QCA-based circuits

Design and DCVS implementation of a self-checking bus-monitor unit for highly reliable fault-tolerant system configurations

On the practicality of using intrinsic reconfiguration for fault recovery

Development of fault-tolerant MLI topology

Reduced number of auxiliary H-bridge power cells for post-fault operation of three phase cascaded H-bridge inverter

Reliability and energy sharing analysis of a fault-tolerant multilevel inverter topology

Optimal Design of Rectification Circuit in Electronic Circuit Fault Self-repair Based on EHW and RBT