NDLI: Efficient method for the field-programmable gate arrays calculation of Wigner-Ville distribution

Content Provider	IET Digital Library
Author	Zhang, Xiao Wei Zuo, Lei Huang, Wen Zhun Guo, Jian Xin
Abstract	Various signals of finite length are often analysed by the Wigner-Ville distribution (WVD). Thus, this article deals with the implementation of their discrete WVDs on field-programmable gate arrays (FPGAs). For the discrete WVD, its calculation procedures are composed of the autocorrelation function and Fourier transform. Since the autocorrelation procedure is the most time-consuming step in the entire computation process, the authors analyse the calculation procedure of autocorrelation function in detail. Here the proposed efficient method just calculates partial non-zero elements of the autocorrelation matrices in order to reduce the computation complexity. The FFT (built-in FPGAs) is then utilised to acquire the discrete WVD. In addition, the idea of the fully-pipelined and parallelism is borrowed to reduce the running time but at the cost of recourses. Finally, the authors provide implementations of both authors proposed method and two other algorithms on different FPGAs. The experimental results show that the Intel Arria-10 FPGA families are the better choice in the floating point arithmetic and that authors method has the best performance.
Starting Page	589
Ending Page	595
Page Count	7
ISSN	17519675
Volume Number	13
e-ISSN	17519683
Issue Number	Issue 6, Aug (2019)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-spr/13/6
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-spr.2018.5522
Journal	IET Signal Processing
Publisher Date	2019-04-18
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Authors Method Autocorrelation Function Autocorrelation Matrices Autocorrelation Procedure Calculation Procedure Computation Complexity Different FPGAs Discrete WVD Efficient Method Entire Computation Process Fast Fourier Transform Field Programmable Gate Array Field-programmable Gate Array Calculation Finite Length Floating Point Arithmetic Logic And Switching Circuit Logic Circuit Nonzero Element Running Time Statistics Time-consuming Step Time-frequency Analysis Wigner Distribution Wigner-Ville Distribution
Content Type	Text
Resource Type	Article
Subject	Signal Processing Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Efficient implementation of array multipliers in fpgas.

Implementation of Custom Precision Floating Point Arithmetic on FPGAs

The Coarse-Grained / Fine-Grained Logic Interface in FPGAs with Embedded Floating-Point Arithmetic Units

Multiple-valued logic in fpgas (1993).

An Improved Time-Frequency Analysis Method in Interference Detection for GNSS Receivers

Architectural Modifications to Enhance the Floating-Point Performance of FPGAs

Low-precision DSP-based floating-point multiply-add fused for Field Programmable Gate Arrays

Floating Gate-Based Field Programmable Mixed-Signal Array

Debug methodology for arithmetic circuits on FPGAs

Efficient method for the field-programmable gate arrays calculation of Wigner-Ville distribution

Similar Documents

Efficient implementation of array multipliers in fpgas.

Implementation of Custom Precision Floating Point Arithmetic on FPGAs

The Coarse-Grained / Fine-Grained Logic Interface in FPGAs with Embedded Floating-Point Arithmetic Units

Multiple-valued logic in fpgas (1993).

An Improved Time-Frequency Analysis Method in Interference Detection for GNSS Receivers

Architectural Modifications to Enhance the Floating-Point Performance of FPGAs

Low-precision DSP-based floating-point multiply-add fused for Field Programmable Gate Arrays

Floating Gate-Based Field Programmable Mixed-Signal Array

Debug methodology for arithmetic circuits on FPGAs

Efficient method for the field-programmable gate arrays calculation of Wigner-Ville distribution