NDLI: Predicting future complementary metal–oxide–semiconductor technology

Content Provider	IET Digital Library
Author	Aitken, Robert Chandra, Vikas Cline, Brian Das, Shidhartha Pietromonaco, David Shifren, Lucian Sinha, Saurabh Yeric, Greg
Abstract	Long timescales and complex design processes require that CPU architects and microarchitects have early access to information about future manufacturing processes. In some cases, this means that future technology must be predicted in advance of it actually being developed. In addition, close collaboration with the foundries, known as ‘Design-Technology Co-Optimisation’, or DTCO, allows the mutual influence during development of microarchitecture, physical IP (standard cells and memories), and process technology. This predictive technology, in conjunction with early technology information or not, allow design exploration in the form of trial runs of synthesis, place and route to determine the predicted effects of various technology choices on CPU power, performance, and area.
Starting Page	315
Ending Page	322
Page Count	8
ISSN	17518601
Volume Number	10
e-ISSN	1751861X
Issue Number	Issue 6, Nov (2016)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-cdt/10/6
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-cdt.2015.0210
Journal	IET Computers & Digital Techniques
Publisher	The Institution of Engineering and Technology
Publisher Date	2016-11-01
Access Restriction	Open
Rights License	Creative Commons Attribution License (http://creativecommons.org/licenses/by/3.0/)
Subject Keyword	CMOS Integrated Circuit Complementary Metal-oxide-semiconductor Technology CPU Architects Design-technology Cooptimisation’ DTCO Integrated Circuit Design Layout Microarchitecture Microprocessor Chips Microprocessors And Microcomputer Modelling And Testing Production Facilities And Engineering Semiconductor Device Manufacture Semiconductor Industry Semiconductor Integrated Circuit Design
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Bug hunt [electronics design]

New chip off the silicon block

A Novel Combinatorics-Based Reconfigurable Bit Permutation Network and Its Circuit Implementation

CMOS RFIC mixer design

Six-track multi-finger standard cell library design for near-threshold voltage operation in 130 nm complementary metal oxide semiconductor technology

Complementary GaAs technology for a GHz microprocessor

Nonlinear modelling of dynamic self-heating in 28 nm bulk complementary metal–oxide semiconductor technology

Layout geometry impact on nLDMOS devices for high-voltage ESD protection

Improving the accuracy of defect diagnosis by adding and removing tests

Predicting future complementary metal–oxide–semiconductor technology – challenges and approaches

Similar Documents

Bug hunt [electronics design]

New chip off the silicon block

A Novel Combinatorics-Based Reconfigurable Bit Permutation Network and Its Circuit Implementation

CMOS RFIC mixer design

Six-track multi-finger standard cell library design for near-threshold voltage operation in 130 nm complementary metal oxide semiconductor technology

Complementary GaAs technology for a GHz microprocessor

Nonlinear modelling of dynamic self-heating in 28 nm bulk complementary metal–oxide semiconductor technology

Layout geometry impact on nLDMOS devices for high-voltage ESD protection

Improving the accuracy of defect diagnosis by adding and removing tests

Predicting future complementary metal–oxide–semiconductor technology – challenges and approaches