NDLI: Adaptive maintain power signature scheme for power over ethernet system

Content Provider	IET Digital Library
Author	Li, Yongyuan Zhu, Zhangming
Abstract	Power over Ethernet (PoE) technology has been widely used in networking market for its space-saving, flexibility and low cost. As the PoE system needs to meet maintain power signature (MPS) requirements specified by the IEEE standard, it is important for powered device (PD) to draw a predetermined minimum current. If the PD current goes below the minimum current, the power sourcing equipment (PSE) assumes the PD has been disconnected and terminates operating voltage. If a fixed current is added to exceed the minimum current, a phenomenon of power wasting will be caused during standby or ultra-low power mode. This study proposes an adaptive MPS scheme to achieve power-saving and meet the MPS requirements. It consists of current comparator and MPS circuit to extract the periodic pulsed current for MPS requirements. The proposed scheme has been fabricated in 0.18 μm 100 V Bipolar-CMOS-DMOS process adding no extra pin and an area is 1.45 × 2.23 mm2. Test results show that the proposed interface sources a periodic pulsed current with a period of 318 ms and 25% duty cycle to tackle the issue of MPS absence in very low power condition.
Starting Page	295
Ending Page	299
Page Count	5
ISSN	17554535
Volume Number	13
e-ISSN	17554543
Issue Number	Issue 2, Feb (2020)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-pel/13/2
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-pel.2019.0491
Journal	IET Power Electronics
Publisher Date	2019-10-23
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Adaptive MPS Scheme Bipolar Integrated Circuit Bipolar-CMOS-DMOS Process CMOS Integrated Circuit Computer Communication Current Comparator IEEE Standard Local Area Network Low Power Condition Low Power Electronics MPS Absence MPS Circuit PD Current Periodic Pulsed Current Extraction PoE System Power Over Ethernet System Power Signature Scheme Power Wasting Phenomenon Powered Device Size 0.18 Mum Telecommunication Power Management Time 318.0 Ms Ultra-low Power Mode Voltage 100.0 V
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Predictive over-current protection scheme for step-down DC–DC converter with emulated current mode control

Fast-transient high-performance 0.18 μm CMOS LDO for battery-powered systems

1V relaxation oscillator with integrated voltage and current reference

Integrated relaxation oscillator with no comparator for energy harvesting

Resistorless BJT bias and curvature compensation circuit at 3.4 nW for CMOS bandgap voltage references

On-chip dual-phase charge-transfer relaxation oscillator with comparator offset cancellation

Highly linear combining CMOS PA with AAAC

Novel broken line detection circuit for multi-cells Li-ion battery protection ICs

Micropower CMOS lock-in amplifier for portable applications

Adaptive maintain power signature scheme for power over ethernet system

Similar Documents

Predictive over-current protection scheme for step-down DC–DC converter with emulated current mode control

Fast-transient high-performance 0.18 μm CMOS LDO for battery-powered systems

1V relaxation oscillator with integrated voltage and current reference

Integrated relaxation oscillator with no comparator for energy harvesting

Resistorless BJT bias and curvature compensation circuit at 3.4 nW for CMOS bandgap voltage references

On-chip dual-phase charge-transfer relaxation oscillator with comparator offset cancellation

Highly linear combining CMOS PA with AAAC

Novel broken line detection circuit for multi-cells Li-ion battery protection ICs

Micropower CMOS lock-in amplifier for portable applications

Adaptive maintain power signature scheme for power over ethernet system