NDLI: Dual input switched-capacitor-based single-phase hybrid boost multilevel inverter topology with reduced number of components

Content Provider	IET Digital Library
Author	Rawa, Muhyaddin Siddique, Marif Daula Mekhilef, Saad Shah, Noraisyah Mohamed Bassi, Hussain Seyedmahmoudian, Mehdi Horan, Ben Stojcevski, Alex
Abstract	A new switched-capacitor-based topology with features of boosting and self-voltage balancing of the capacitor has been proposed in this study. The proposed multilevel inverter topology uses two isolated dc voltage sources with a switched-capacitor to produce 11 levels across the load. In this study, two different modes of the selection of dc voltage sources have been discussed for the proposed topology. Furthermore, the generalised structure of the proposed boost topology has also been discussed. Quantitative comparison with several topologies has been carried out to set the benchmark of the proposed topology. Selective harmonic elimination pulse width modulation technique has been adopted to improve the performance of the suggested topology. The power loss analysis of the proposed topology gives the maximum efficiency of 96.5% at the output power of 100 W and has an efficiency value of 95.3% at the output power of 500 W. The proposed topology has been simulated using PLECS and the simulation results have been verifying using an experimental prototype. The proposed topology has been tested for the different types of load and changes in the modulation index. The experimental results have verified the feasibility of the proposed topology.
Starting Page	881
Ending Page	891
Page Count	11
ISSN	17554535
Volume Number	13
e-ISSN	17554543
Issue Number	Issue 4, Mar (2020)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-pel/13/4
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-pel.2019.0826
Journal	IET Power Electronics
Publisher Date	2019-11-27
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Benchmark Dual Input Switched-capacitor-based Single-phase Hybrid Boost Multilevel Inverter Topology Efficiency 95.3 Percent Efficiency 96.5 Percent Harmonic Elimination Pulse Width Modulation Technique Isolated Dc Voltage Source Other Power Apparatus And Electric Machine PLECS Power 100 W Power 500 W Power Application Power Capacitor Power Electronics Power Engineering Computing Power Loss Analysis Power Supply PWM Invertors Self-voltage Balancing Supervisory Circuit Switched Capacitor Integrator Two-level Counterpart
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Dual asymmetrical dc voltage source based switched capacitor boost multilevel inverter topology

Single-phase multilevel inverter based on switched-capacitor structure

7L-SCBI topology with minimal semiconductor device count

Seven-level inverter with switched capacitors

Voltage source boost multilevel inverter with high modularity: circuit configuration and modulation

Single-phase boost DC-link integrated cascaded multilevel inverter for PV applications

New topology of a switched-capacitor-based multilevel inverter with a single DC power supply

Switched-capacitor multilevel inverter with self-voltage-balancing for high-frequency power distribution system

Switched-capacitor-based boost multilevel inverter topology with higher voltage gain

Dual input switched-capacitor-based single-phase hybrid boost multilevel inverter topology with reduced number of components

Similar Documents

Dual asymmetrical dc voltage source based switched capacitor boost multilevel inverter topology

Single-phase multilevel inverter based on switched-capacitor structure

7L-SCBI topology with minimal semiconductor device count

Seven-level inverter with switched capacitors

Voltage source boost multilevel inverter with high modularity: circuit configuration and modulation

Single-phase boost DC-link integrated cascaded multilevel inverter for PV applications

New topology of a switched-capacitor-based multilevel inverter with a single DC power supply

Switched-capacitor multilevel inverter with self-voltage-balancing for high-frequency power distribution system

Switched-capacitor-based boost multilevel inverter topology with higher voltage gain

Dual input switched-capacitor-based single-phase hybrid boost multilevel inverter topology with reduced number of components