NDLI: Very large-scale integration architecture for video stabilisation and implementation on a field programmable gate array-based autonomous vehicle

Content Provider	IET Digital Library
Author	Shene, Tahiyah Nou Pudi, Vikramkumar Sridharan, K. Thomas, Vineetha Arthi, J.
Abstract	Autonomous vehicles engaged in terrain exploration are typically equipped with a camera. The camera is subjected to vibration as the vehicle moves so that the videos captured require stabilisation to facilitate accurate interpretation by remote operators. Dedicated architectures for video stabilisation that offer high performance while consuming low area and power are desirable for this application. This study presents a pipelined very large-scale integration architecture. It is based on exploiting the separability property of the two-dimensional (2-D) Sobel matrix and the 2-D Gaussian filtering matrix to obtain an efficient corner point detection architecture. It also employs the coordinate rotation digital computer architecture for global motion vector calculation. The proposed architecture has been coded in Verilog and synthesised for a field programmable gate array (FPGA), which offers massive parallelism at fairly low power. The proposed architecture is shown to be highly area efficient. An FPGA-based autonomous vehicle has been fabricated, and experiments with a camera mounted on the vehicle are presented and analysed.
Starting Page	559
Ending Page	569
Page Count	11
ISSN	17519632
Volume Number	9
e-ISSN	17519640
Issue Number	Issue 4, Aug (2015)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-cvi/9/4
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-cvi.2014.0120
Journal	IET Computer Vision
Publisher Date	2015-03-11
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	2-D Gaussian Filtering Matrix 2D Sobel Matrix Algebra Autonomous Vehicle Camera Computer Vision And Image Processing Technique Coordinate Rotation Digital Computer Architecture Efficient Corner Point Detection Architecture Field Programmable Gate Array Filtering Method in Signal Processing Filtering Theory FPGA Gaussian Processes Global Motion Vector Calculation Image Motion Analysis Image Sonsor Logic And Switching Circuit Logic Circuit Matrix Algebra Optical, Image And Video Signal Processing Pipelined Very Large-scale Integration Architecture Semiconductor Integrated Circuit Separability Property Stability Statistics Terrain Exploration Two-dimensional Sobel Matrix Vector Verilog Coding Video Capturing Stabilisation VLSI
Content Type	Text
Resource Type	Article
Subject	Computer Vision and Pattern Recognition Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Robust and computationally efficient online image stabilisation framework based on adaptive dual motion vector integration

High-speed low-power very-large-scale integration architecture for dual-standard deblocking filter

Unified VLSI architecture for photo core transform used in JPEG XR

Efficient and high-performance pedestrian detector implementation for intelligent vehicles

Very large scale integration architecture for block-matching motion estimation using adaptive rood pattern search algorithm

A 2D image filtering architecture for real-time vision processing systems

Improved number plate localisation algorithm and its efficient field programmable gate arrays implementation

Design and implementation of image kernels using reversible logic gates

Efficient VLSI Architecture for Real-Time Motion Estimation in Advanced Video Coding

Very large-scale integration architecture for video stabilisation and implementation on a field programmable gate array-based autonomous vehicle

Similar Documents

Robust and computationally efficient online image stabilisation framework based on adaptive dual motion vector integration

High-speed low-power very-large-scale integration architecture for dual-standard deblocking filter

Unified VLSI architecture for photo core transform used in JPEG XR

Efficient and high-performance pedestrian detector implementation for intelligent vehicles

Very large scale integration architecture for block-matching motion estimation using adaptive rood pattern search algorithm

A 2D image filtering architecture for real-time vision processing systems

Improved number plate localisation algorithm and its efficient field programmable gate arrays implementation

Design and implementation of image kernels using reversible logic gates

Efficient VLSI Architecture for Real-Time Motion Estimation in Advanced Video Coding

Very large-scale integration architecture for video stabilisation and implementation on a field programmable gate array-based autonomous vehicle