NDLI: Calibration of bandgap voltage reference using chopping technique and IIR filter

Content Provider	IET Digital Library
Author	Um, J. Y.
Abstract	A calibration scheme is proposed for a bandgap voltage reference. The proposed scheme calibrates an offset voltage of operational trans-conductance amplifier (OTA) of a bandgap reference which is the critical source of an output-voltage deviation of the bandgap reference. The proposed calibration is based on a chopping technique which makes an output voltage of OTA modulate. An infinite impulse response (IIR) filter is used to average out the modulated output voltage of OTA. The output voltage of IIR filter is fed into gate node of a Positive-channel Metal-Oxide Semiconductor (PMOS) current source which is located in the final output branch. As a result, the output reference voltage becomes insensitive to the offset voltage of OTA. The proposed circuit was verified through Monte-Carlo simulations by using thick-oxide transistors in a 0.13 μm CMOS process. In the simulation results, the proposed calibration suppresses the deviation of output reference voltage up to 1.94 mV for the temperature range between −40°C and 125°C. Also, the deviation of output reference voltage is reduced by 24.5 times through proposed calibration.
Starting Page	1104
Ending Page	1106
Page Count	3
ISSN	00135194
Volume Number	52
e-ISSN	1350911X
Issue Number	Issue 13, Jun (2016)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/el/52/13
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/el.2016.1267
Journal	Electronics Letters
Publisher Date	2016-06-08
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Amplifiers Analogue Circuit Bandgap Voltage Reference Calibration Choppers (circuits) Chopping Technique CMOS Process Constant Current Sources Digital Filter Gate Node Feeding IIR Filter Insulated Gate Field Effect Transistors Measurement Standard And Calibration Monte Carlo Method Monte Carlo Simulation Method MOSFET Offset Voltage Calibration Scheme Operational Amplifier Operational Transconductance Amplifier OTA Output-voltage Modulation Deviation PMOS Current Source Power Electronics Power Supply Reference Circuit Size 0.13 Mum Supervisory Circuit Temperature -40 DegC to 125 DegC Thick-oxide Transistor
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Biasing technique to improve total harmonic distortion in an ultra-low-power operational transconductance amplifier

Resistorless switched-capacitor bandgap voltage reference with low sensitivity to process variations

High current operational amplifier with current limiting protection circuit

Transconductance improvement technique for bulk-driven OTA in nanometre CMOS process

Enhancing transconductance of ultra-low-power two-stage folded cascode OTA

Self-biased nano-power four-transistor current and voltage reference with a single resistor

A Process Variation Tolerant OTA Design for Low Power ASIC Design

High-frequency floating memristor emulator and its experimental results

Adjustably transconductance enhanced bulk-driven OTA with the CMOS technologies scaling

Calibration of bandgap voltage reference using chopping technique and IIR filter

Similar Documents

Biasing technique to improve total harmonic distortion in an ultra-low-power operational transconductance amplifier

Resistorless switched-capacitor bandgap voltage reference with low sensitivity to process variations

High current operational amplifier with current limiting protection circuit

Transconductance improvement technique for bulk-driven OTA in nanometre CMOS process

Enhancing transconductance of ultra-low-power two-stage folded cascode OTA

Self-biased nano-power four-transistor current and voltage reference with a single resistor

A Process Variation Tolerant OTA Design for Low Power ASIC Design

High-frequency floating memristor emulator and its experimental results

Adjustably transconductance enhanced bulk-driven OTA with the CMOS technologies scaling

Calibration of bandgap voltage reference using chopping technique and IIR filter