NDLI: PUF-based encryption method for IC cards on-chip memories

Content Provider	IET Digital Library
Author	Bai, Yonghong Wu, Liji Wu, Xingjun Li, Xiangyu Zhang, Xiangmin Wang, Beibei
Abstract	This Letter presents a self-controlled physical unclonable function (PUF) circuit and its application in encrypting on-chip memories of IC bank cards. The PUF circuit is based on cross-coupled NAND gates. Voting and Hamming code address the stability of its outputs. The Monte Carlo simulation and field-programmable gate array board are used for verification. The Voting method improves the error rate 79%. The Hamming codes and convertor can correct every error bits of PUF outputs. The PUF outputs, data address and time-stamp are encrypted by SM4 (Chinese block cipher algorithm standard) to generate KEY. The data does XOR with the KEY.
Starting Page	1671
Ending Page	1673
Page Count	3
ISSN	00135194
Volume Number	52
e-ISSN	1350911X
Issue Number	Issue 20, Sep (2016)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/el/52/20
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/el.2016.0984
Journal	Electronics Letters
Publisher Date	2016-08-31
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Chinese Block Cipher Algorithm Standard Circuit Stability Converter Cross-coupled NAND Gate Cryptography Field Programmable Gate Array Field-programmable Gate Array Board Hamming Code IC Bank Card On-chip Memory KEY Generation Logic And Switching Circuit Logic Circuit Logic Element Logic Gate Memory Circuit Monte Carlo Method Monte Carlo Simulation NAND Circuit PUF Circuit PUF-based Encryption Method Self-controlled Physical Unclonable Function Circuit Semiconductor Storage SM4 Smart Cards Stability Voting Method XOR
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Pseudo-random generator using PUF circuits and Salsa stream cipher

Efficient Countermeasures against Fault Attacks for 3DES Crypto Engine in Bank IC Card

FPGA-based RO PUF with low overhead and high stability

Performance evaluation of the SM4 cipher based on field‐programmable gate array implementation

Using the reconfigurability of modern FPGAs for highly efficient PUF-based key generation

Design and Implementation of a Fault Attack Platform for Smart IC Card

Composite PUF: A new design paradigm for Physically Unclonable Functions on FPGA

Defect avoidance in programmable devices

A Novel Ultra-Compact FPGA PUF: The DD-PUF

PUF-based encryption method for IC cards on-chip memories

Similar Documents

Pseudo-random generator using PUF circuits and Salsa stream cipher

Efficient Countermeasures against Fault Attacks for 3DES Crypto Engine in Bank IC Card

FPGA-based RO PUF with low overhead and high stability

Performance evaluation of the SM4 cipher based on field‐programmable gate array implementation

Using the reconfigurability of modern FPGAs for highly efficient PUF-based key generation

Design and Implementation of a Fault Attack Platform for Smart IC Card

Composite PUF: A new design paradigm for Physically Unclonable Functions on FPGA

Defect avoidance in programmable devices

A Novel Ultra-Compact FPGA PUF: The DD-PUF

PUF-based encryption method for IC cards on-chip memories