NDLI: VCO-based sturdy MASH ADC architecture

Content Provider	IET Digital Library
Author	Gutierrez, E. Hernandez, L. Cardes, F.
Abstract	A new multistage 1-1 ΔΣ analogue-to-digital converter (ADC) architecture implemented only with voltage-controlled oscillators (VCOs) is introduced. A sturdy multistage noise-shaping (SMASH) configuration is used to avoid the need of either calibration circuitry or noise-cancellation filters. The digital nature of the VCO's output simplifies the implementation of the interconnection paths between stages, making unnecessary neither the use of multibit digital-to-analogue converters nor analogue subtraction elements. The basic operation of the architecture is shown at system level and the sensitivity to VCO's frequency mismatch is analysed. The proposed architecture has been validated through behavioural simulations.
Starting Page	14
Ending Page	16
Page Count	3
ISSN	00135194
Volume Number	53
e-ISSN	1350911X
Issue Number	Issue 1, Jan (2017)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/el/53/1
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/el.2016.3345
Journal	Electronics Letters
Publisher Date	2016-11-28
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	A/D And D/A Convertor Analogue Subtraction Element Analogue-Digital Conversion Calibration Circuitry Delta-sigma Modulation Multibit Digital-to-analogue Converter Multistage 1-1 ΔΣ Analogue-to-digital Converter Architecture Noise-cancellation Filter Oscillator SMASH Configuration Sturdy MASH ADC Architecture Sturdy Multistage Noise-shaping Configuration VCO Voltage-controlled Oscillator
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

High-linearity SAR-VCO MASH ΔΣ ADC with second-order noise shaping

Delay based noise cancelling sturdy MASH delta-sigma modulator

Multistage ADC based on integrating quantiser and gated ring oscillator

Second-order VCO-based ΔΣ ADC using a modified DPLL

Fully-VCO-based 0-2 MASH CT ΔΣ ADC

Resolution-enhanced sturdy MASH delta–sigma modulator for wideband low-voltage applications

Wide-band high-accuracy ΔΣ ADC using segmented DAC with DWA and mismatch shaping

SMASH ΔΣ modulator with adderless feed-forward loop filter

Mixed-Order Sturdy MASH �- � Modulator Abstract—An enhanced version of Sturdy MASH (SMASH) [2]

VCO-based sturdy MASH ADC architecture

Similar Documents

High-linearity SAR-VCO MASH ΔΣ ADC with second-order noise shaping

Delay based noise cancelling sturdy MASH delta-sigma modulator

Multistage ADC based on integrating quantiser and gated ring oscillator

Second-order VCO-based ΔΣ ADC using a modified DPLL

Fully-VCO-based 0-2 MASH CT ΔΣ ADC

Resolution-enhanced sturdy MASH delta–sigma modulator for wideband low-voltage applications

Wide-band high-accuracy ΔΣ ADC using segmented DAC with DWA and mismatch shaping

SMASH ΔΣ modulator with adderless feed-forward loop filter

Mixed-Order Sturdy MASH �- � Modulator Abstract—An enhanced version of Sturdy MASH (SMASH) [2]

VCO-based sturdy MASH ADC architecture