NDLI: Methodology for digital synthesis of ultra-narrow pulses

Content Provider	IET Digital Library
Author	Fu, Zaiming Liu, Hanglin Ren, Nan
Abstract	A precise method of controlling the pulse width using a digital synthesis system is proposed for measurements in the picosecond domain and gigahertz frequency domain. Unlike the traditional pulse synthesise method based on reshapers, the proposed method of synthesising a pulse waveform and adjusting the pulse width is entirely digital. The method realises an ultra-narrow pulse width by breaking the limit of propagation delay of devices, and the width can be adjusted in fine steps over a wide range (e.g. from a few seconds to hundreds of picoseconds). Programmable delay lines and high-speed triggers and digital counters within a field-programmable gate array are used. Experimental results show that the proposed approach generates a pulse that is controllable in 1 ps steps from a minimum width of 100 ps to a maximum width of 1000 s.
Starting Page	969
Ending Page	970
Page Count	2
ISSN	00135194
Volume Number	54
e-ISSN	1350911X
Issue Number	Issue 16, Aug (2018)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/el/54/16
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/el.2018.1218
Journal	Electronics Letters
Publisher Date	2018-07-09
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Counting Circuit Delay Line Digital Counters Digital Synthesis System Field Programmable Gate Array Field-programmable Gate Array Frequency Domain Analysis Gigahertz Frequency Domain High-speed Triggers Logic Circuit Picosecond Domain Programmable Delay Line Propagation Delay Pulse Circuit Pulse Waveform Synthesis Pulse Width Control Reshapers Signal Processing And Detection Signal Synthesis Time 1 Ps Trigger Circuit Ultra-narrow Pulse Width Ultra-narrow Pulses
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Picosecond precision time-of-flight digital converter

FPGA based flexible UWB pulse transmitter using EM subtraction

FPGA implementation of an arbitrary resample rate, FOH, pulse width modulator

An FPGA-Based Digital Modulator for Full- or Half-Bridge Inverter Control

Time-Domain Analysis of Sampling Effect in DPWM of DC–DC Converters

Synchronous FPGA-Based High-Resolution Implementations of Digital Pulse-Width Modulators

Simple Digital Pulse Width Modulator Under 100 ps Resolution Using General-Purpose FPGAs

Digital model of TiO2 memristor for field-programmable gate array

FPGA-Based Digital Pulsewidth Modulator With Time Resolution Under 2 ns

Methodology for digital synthesis of ultra-narrow pulses

Similar Documents

Picosecond precision time-of-flight digital converter

FPGA based flexible UWB pulse transmitter using EM subtraction

FPGA implementation of an arbitrary resample rate, FOH, pulse width modulator

An FPGA-Based Digital Modulator for Full- or Half-Bridge Inverter Control

Time-Domain Analysis of Sampling Effect in DPWM of DC–DC Converters

Synchronous FPGA-Based High-Resolution Implementations of Digital Pulse-Width Modulators

Simple Digital Pulse Width Modulator Under 100 ps Resolution Using General-Purpose FPGAs

Digital model of TiO2 memristor for field-programmable gate array

FPGA-Based Digital Pulsewidth Modulator With Time Resolution Under 2 ns

Methodology for digital synthesis of ultra-narrow pulses