NDLI: Pin-efficient 9-bit 8-wire 4-level synergetic-equalisation coding scheme for 216 Gb/s PAM4 transceiver

Content Provider	IET Digital Library
Author	Shi, Linqi Gai, Weixin He, Yandong
Abstract	A synergetic-equalisation coding scheme for pulse-amplitude modulation 4-level (PAM4) is proposed, based on which a 216 Gb/s 9-bit 8-wire 4-level (9B8W4L) transceiver is designed. According to the scheme, eight channels are grouped into four pairs based on the states for encoding. The two channels in pair transmit the same symbol in this unit interval (UI), and transmit different symbols in different pairs in the next UI. When decoding, the symbols in different channels are subtracted from and added with the others, following the grouping in the prior UI. From this, the first post-cursor inter-symbol interference is eliminated. Based on the proposed coding scheme, the PAM4 transceiver transmits 9-bit data by eight channels, giving a channel utilisation of 112.5%. The improvement of channel utilisation reduces the Nyquist frequency for the same data rate, which is of great significance for reducing channel loss and power consumption. The 216 Gb/s 9B8W4L transceiver with 1-tap feed-forward equaliser achieves a bit error rate <10−12 through −20 dB channel loss at the Nyquist frequency of 12 GHz.
Starting Page	548
Ending Page	550
Page Count	3
ISSN	00135194
Volume Number	56
e-ISSN	1350911X
Issue Number	Issue 11, May (2020)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/el/56/11
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/el.2019.3976
Journal	Electronics Letters
Publisher Date	2020-03-27
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	9-bit 8-wire 4-level Transceiver 9B8W4L Transceiver Channel Coding Channel Loss Channel Utilisation Code Communication Channel Equalisation And Identification Electromagnetic Compatibility Equaliser Frequency 12.0 GHz Interference Intersymbol Interference Noise Figure -20.0 DB Pair Transmit PAM4 Transceiver Pin-efficient 9-bit 8-wire 4-level Synergetic-equalisation Coding Scheme Post-cursor Inter-symbol Interference Pulse Amplitude Modulation Pulse-amplitude Modulation 4-level Radio Frequency Interference Radio Link And Equipment Radio Transceivers Unit Interval
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Group-delay-insensitive linear equaliser for reducing eye-skew in PAM-4 receivers

Joint low-complexity equalisation and CFO compensation for DCT–OFDM communication systems based on SIC

Transition-aware feed-forward equaliser for reducing pattern-dependent jitter in four-level pulse-amplitude modulation transmitters

Single channel 224 Gbit/s (56-GBaud) PAM-16 transmission using linear digital pre-distortion

Joint complex regularised zero-forcing equalisation and CFO compensation for MIMO SC-FDMA systems

Combined trellis-coded modulation and blind turbo equalisation.

Two-stage frequency-domain oversampling receivers for cyclic prefix orthogonal frequency-division multiplexing systems

A Dirty-Paper Coding Scheme for the Cognitive Radio Channel

Differential pulse-amplitude modulation signalling for free-space optical communications

Pin-efficient 9-bit 8-wire 4-level synergetic-equalisation coding scheme for 216 Gb/s PAM4 transceiver

Similar Documents

Group-delay-insensitive linear equaliser for reducing eye-skew in PAM-4 receivers

Joint low-complexity equalisation and CFO compensation for DCT–OFDM communication systems based on SIC

Transition-aware feed-forward equaliser for reducing pattern-dependent jitter in four-level pulse-amplitude modulation transmitters

Single channel 224 Gbit/s (56-GBaud) PAM-16 transmission using linear digital pre-distortion

Joint complex regularised zero-forcing equalisation and CFO compensation for MIMO SC-FDMA systems

Combined trellis-coded modulation and blind turbo equalisation.

Two-stage frequency-domain oversampling receivers for cyclic prefix orthogonal frequency-division multiplexing systems

A Dirty-Paper Coding Scheme for the Cognitive Radio Channel

Differential pulse-amplitude modulation signalling for free-space optical communications

Pin-efficient 9-bit 8-wire 4-level synergetic-equalisation coding scheme for 216 Gb/s PAM4 transceiver