NDLI: Digital background calibration technique for pipelined SAR ADCs with detect-and-switching algorithm

Content Provider	IET Digital Library
Author	Zhang, Lizhen Han, Shanshan Huang, Linlin Wu, Jianhui
Abstract	A digital background calibration technique for pipelined successive approximation register (SAR) analogue-to-digital converters (ADCs) with detect-and-switching (DAS) algorithm is proposed. The DAS algorithm exploits basic combinational logic to detect the first-stage conversion results, thereby determining whether to inject a random dithering signal. So as to reduce the amplifier's output swing and avoid the saturation of the second stage, the amplitude of the injected dithering signal is reduced by only injecting the capacitor mismatch into first-stage residue voltage. By executing the DAS-based calibration in the background, capacitor mismatch and inter-stage gain are obtained. Simulation results show that the signal to noise and distortion ratio is improved from 42.4 to 59.3 dB and spurious-free dynamic range is increased from 50.6 to 79.1 dB with calibration.
Starting Page	533
Ending Page	536
Page Count	4
ISSN	00135194
Volume Number	56
e-ISSN	1350911X
Issue Number	Issue 11, May (2020)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/el/56/11
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/el.2020.0320
Journal	Electronics Letters
Publisher Date	2020-03-16
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	A/D And D/A Convertor Analogue-Digital Conversion Analogue-to-digital Converter Calibration Capacitor Mismatch Combinational Circuit Combinational Logic DAS Algorithm DAS-based Calibration Detect-and-switching Algorithm Digital Arithmetic Method Digital Background Calibration Technique First-stage Residue Voltage Injected Dithering Signal Inter-stage Gain Logic And Switching Circuit Logic Circuit Measurement Standard And Calibration Pipelined SAR ADC Random Dithering Signal Signal Processing And Conditioning Equipment And Technique
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Background calibration based on signal-dependent dithering for pipelined SAR ADCs exploiting noise quantiser technique

Dithering-based calibration of capacitor mismatch in SAR ADCs

Digital foreground calibration of capacitor mismatch for SAR ADCs

Digital-domain dual-calibration for single-ended successive approximation register ADCs

Error shaping technique of capacitor mismatch and inter-stage gain in noise shaping pipelined SAR ADCs

High Precision Mix-Signal Capacitor Mismatch Error Calibration Method for Charge-DomainPipelined ADC

Dither-based calibration of bit weights in pipelined-SAR ADCs with fast convergence speed using partially split structure

Histogram-based calibration of capacitor mismatch in SAR ADCs

Nonlinearity Calibration for Pipelined ADCs by Splitting Capacitors with Self-Tracking Comparator Thresholds

Digital background calibration technique for pipelined SAR ADCs with detect-and-switching algorithm

Similar Documents

Background calibration based on signal-dependent dithering for pipelined SAR ADCs exploiting noise quantiser technique

Dithering-based calibration of capacitor mismatch in SAR ADCs

Digital foreground calibration of capacitor mismatch for SAR ADCs

Digital-domain dual-calibration for single-ended successive approximation register ADCs

Error shaping technique of capacitor mismatch and inter-stage gain in noise shaping pipelined SAR ADCs

High Precision Mix-Signal Capacitor Mismatch Error Calibration Method for Charge-DomainPipelined ADC

Dither-based calibration of bit weights in pipelined-SAR ADCs with fast convergence speed using partially split structure

Histogram-based calibration of capacitor mismatch in SAR ADCs

Nonlinearity Calibration for Pipelined ADCs by Splitting Capacitors with Self-Tracking Comparator Thresholds

Digital background calibration technique for pipelined SAR ADCs with detect-and-switching algorithm