NDLI: A Silicon-on-Insulator Transistor Resistant to Substrate Potential

Content Provider	IEEE Xplore Digital Library
Author	Oblea, A. Hayhurst, R. Wilson, D. Hackler, D.
Copyright Year	2007
Description	Author affiliation: American Semiconductor, Inc., Boise, ID 83705, USA (Hayhurst, R.; Wilson, D.; Hackler, D.) \|\| Dept. of Electrical and Computer Engineering, Boise State University, Boise, ID 83725, USA (Oblea, A.)
Abstract	A silicon-on-insulator transistor that is resistant to substrate potential is demonstrated. The 0.18 ¿m independently double-gated Flexfet transistor with implanted JFET bottom gate shows little change in either threshold voltage or leakage current across a wide range of substrate potentials. Threshold voltage shifts (¿Vt) and changes in leakage current for both nMOS and pMOS transistors are analyzed for substrate biases ranging from -20 V to + 20 V. Results show no more than 20 mV and 10 mV ¿Vt for the nMOS and pMOS transistors, respectively, and leakage currents that change less than 12 pA. The Flexfet transistors are therefore ideally suited for applications that require large potentials in the SOI substrates, such as CMOS SOI pixel detectors.
Starting Page	25
Ending Page	26
File Size	1994825
Page Count	2
File Format	PDF
ISBN	1424411130
DOI	10.1109/WMED.2007.368049
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-04-20
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Silicon on insulator technology Resistance Turing machines Dielectric substrates Detectors Threshold voltage Leakage current MOSFETs MOS devices Testing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Extracting energy band offsets on thin silicon-on-insulator MOSFETs

The evolution of silicon-on-insulator MOSFETs

Total Dose Radiation Characteristics of High Voltage LDMOS on SIMOX Substrate

A new, insulated-gate transistor

Bias Dependence of Partially-Depleted SOI Transistor to Total Dose Irradiation

A compact threshold-voltage model of MOSFETs with stack high-k gate dielectric

Charge pumping SOS-MOS transistor memory

SOIAS: dynamically variable threshold SOI with active substrate

Leakage currents in SOI MOSFETs

A Silicon-on-Insulator Transistor Resistant to Substrate Potential

Similar Documents

Extracting energy band offsets on thin silicon-on-insulator MOSFETs

The evolution of silicon-on-insulator MOSFETs

Total Dose Radiation Characteristics of High Voltage LDMOS on SIMOX Substrate

A new, insulated-gate transistor

Bias Dependence of Partially-Depleted SOI Transistor to Total Dose Irradiation

A compact threshold-voltage model of MOSFETs with stack high-k gate dielectric

Charge pumping SOS-MOS transistor memory

SOIAS: dynamically variable threshold SOI with active substrate

Leakage currents in SOI MOSFETs

A Silicon-on-Insulator Transistor Resistant to Substrate Potential