NDLI: Estimation of test metrics for AMS/RF BIST using copulas

Content Provider	IEEE Xplore Digital Library
Author	Bounceur, A. Mir, S.
Copyright Year	2008
Description	Author affiliation: TIMA Lab., Grenoble (Bounceur, A.; Mir, S.)
Abstract	A new technique for the evaluation of analogue and mixed-signal (AMS)/RF BIST techniques at the design stage is considered in this paper. This requires the evaluation of costs such as area overhead, performance degradation of the circuit under test (CUT), and test metrics such as additional yield loss and defect level of the BIST approach. The evaluation of test metrics is a difficult task that requires adequate modelling of the CUT failure modes. These can be due to catastrophic and parametric faults due to the presence of defects, and process deviations. The evaluation of test metrics under the presence of single catastrophic and parametric faults requires proper fault models and has been considered in the past. However, the estimation of test metrics for the case of multiple parametric deviations and process deviations is very difficult to handle. There are no fault models for this and the estimation must be based on the generation of a large population of instances of the CUT. This requires a statistical model of the links between performances and test measurements. In this paper, we present a method to estimate test metrics under process deviations based on the use of Copulas. The method allows the generation of a large population of circuits having the same joint cumulative density function (CDF) than an existing small circuit population. Test metrics can be directly calculated from this large population of circuits. This approach is very fast and accurate since it takes into account all dependencies between performances and test measurements. The method will be illustrated for the evaluation of a BIST technique for an LNA and compared with past approaches.
Starting Page	1
Ending Page	6
File Size	2312050
Page Count	6
File Format	PDF
ISBN	9781424423958
DOI	10.1109/IMS3TW.2008.4581615
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-06-18
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Radio frequency Correlation Estimation Built-in self-test Circuit faults Integrated circuit modeling Equations
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Parametric Test Metrics Estimation Using Non-gaussian Copulas

Statistical modelling of analog circuits for test metrics computation

A test technique and a BIST circuit to detect catastrophic faults in RF Mixers

Lookback BiST for RF front-ends in digital transceivers

Estimation of Analog Parametric Test Metrics Using Copulas

A new built-in self-test (BIST) for a RF low-noise amplifier (LNA)

Testing wireless transceivers' RF front-ends utilizing defect-oriented BIST techniques

A CMOS amplitude detector for RF-BIST and calibration

Qualification of behavioral level design validation for AMS & RF SoCs

Estimation of test metrics for AMS/RF BIST using copulas

Similar Documents

Parametric Test Metrics Estimation Using Non-gaussian Copulas

Statistical modelling of analog circuits for test metrics computation

A test technique and a BIST circuit to detect catastrophic faults in RF Mixers

Lookback BiST for RF front-ends in digital transceivers

Estimation of Analog Parametric Test Metrics Using Copulas

A new built-in self-test (BIST) for a RF low-noise amplifier (LNA)

Testing wireless transceivers' RF front-ends utilizing defect-oriented BIST techniques

A CMOS amplitude detector for RF-BIST and calibration

Qualification of behavioral level design validation for AMS & RF SoCs

Estimation of test metrics for AMS/RF BIST using copulas