NDLI: VANNGen: a flexible CAD tool for hardware implementation of artificial neural networks

Content Provider	IEEE Xplore Digital Library
Author	Braga, A.L.S. Llanos, C.H. Ayala-Rincon, M. Jacobi, R.P.
Copyright Year	2005
Description	Author affiliation: Departamentos de Engenharia Mecanica, Matematica, Ciencia da Computacao, Univ. de Brasilia (Braga, A.L.S.; Llanos, C.H.; Ayala-Rincon, M.; Jacobi, R.P.)
Abstract	The inherent parallelism of artificial neural networks (ANNs) introduces several difficulties for its software implementation because of the sequential nature of von Neumann architectures. In contrast, hardware implementations offer the possibility to explore the massive parallelism implicit in this model. Also, due to the dynamic nature of ANN's synapses, a flexible hardware platform is required for obtaining efficient solutions. Implementations of ANNs in FPGAs overcome the lack of flexibility of ASICs, and are the most adequate technology for this task. One important question in this field is how to quickly and efficiently evaluate several alternative implementations taking into account the area and timing restrictions of the circuit. This paper presents a flexible high level description and synthesis tool called VANNGen, which allows the designer to explore different hardware implementations of ANNs. In addition, the user can generate synthesizable VHDL code for the Xilinx and Altera FPGA devices
Starting Page	8
Ending Page	13
File Size	346272
Page Count	6
File Format	PDF
ISBN	0769524567
DOI	10.1109/RECONFIG.2005.35
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-09-28
Publisher Place	Mexico
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Neural network hardware Concurrent computing Neurons Artificial neural networks Programmable logic arrays Parallel processing Network synthesis Computer networks Circuit synthesis Field programmable gate arrays
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in