NDLI: FPGA-based customizable systolic architecture for image processing applications

Content Provider	IEEE Xplore Digital Library
Author	Saldana, G. Arias-Estrada, M.
Copyright Year	2005
Description	Author affiliation: Dept. of Comput. Sci., National Inst. for Astrophys., Opt. & Electron., Puebla (Saldana, G.; Arias-Estrada, M.)
Abstract	The present work focuses on the development of a reconfigurable systolic-based architecture for low-level image processing. The architecture is customizable providing the possibility to perform window operations for masks of 3 times3, 5 times5 and 7 times7 coefficients. A 2D systolic array of processing elements have been implemented, based on parallel modules with internal pipeline operation where every processing element can be configured according to a control word. In addition the array is provided with a group of image buffers to reduce the number of access to data memory and to extend the array capabilities allowing the possibility of chaining interconnection of multiple processing blocks. Every buffer constitutes a repository of data that can be reused for different processing blocks. Preliminary results using 640 times 480 gray level images show that window-based operations can be performed in real time, processing an image frame in 5 ms, achieving a throughput of around 3.6 GOPS
File Size	920453
File Format	PDF
ISBN	0769524567
DOI	10.1109/RECONFIG.2005.20
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-09-28
Publisher Place	Mexico
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Real time systems Computer science Convolution Image processing Buffer storage Computer architecture Routing Systolic arrays Application software Field programmable gate arrays
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in